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ABSTRACT
Direct current (dc) systems are found in a broad range of devices including computer mi-
croprocessors, battery packs, and solar photovoltaic (PV) arrays. Operating the energy
conversion systems in these devices with high efficiency, performance, and reliability is im-
portant. This dissertation examines several circuit-based techniques and power conversion
architectures that meet system objectives while only processing a small portion of the total
energy. To take the performance capabilities of conventional dc-dc converters beyond their
physical limits, the converters must be augmented with additional energy paths that act to
nullify transients. Augmentation of a buck converter and a boost converter is analyzed and
experimentally verified. Differential power processing architectures are introduced for series
connected systems. Connecting the voltage domains of dc systems in series enables both the
series elements and the energy conversion circuits to operate in their most efficient regimes
and enhance overall system efficiency and reliability. This dissertation presents methods for
regulating the intermediate voltage domains. Two applications, microprocessor power deliv-
ery and solar PV energy conversion, are specifically examined and validated experimentally.
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To God be the glory, great things He has done.
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CHAPTER 1
INTRODUCTION
Almost all electrical devices in use today have a direct current (dc) portion. These devices are
found in applications that range from personal computers to variable speed motor drives.
Even a domain like power transmission, which is traditionally dominated by alternating
current (ac), is seeing penetration of high voltage dc (HVDC) transmission lines. Energy
storage in electrical devices is predominately dc as well. Electrochemical battery cells are
charged and discharged using dc power and are used in everything from cell phones to electric
vehicles. Fuel cells are another energy storage device that utilize dc. Solar photovoltaics
(PV), a well known source of renewable energy, are fundamentally a dc source. The ubiquity
of dc is undeniable, and the importance of studying how to generate, convert, store, and
consume electricity in its dc form is axiomatic. While the debate of ac vs. dc that started
with Tesla and Edison (respectively) may continue for many years to come, the prominence
of dc systems is unlikely to wane any time in the near future.
Power electronics are an integral part of almost every dc system. Switching power convert-
ers are commonly used to interface energy sources, storage elements, and loads. Often, the
voltage or current level of the source does not match that of the load, and an intermediate
conversion stage is necessary. Dc-dc converters control energy flow and maintain desired
operating conditions in the midst of disturbances. The architecture of most power delivery
systems follows a cascaded tree structure with point-of-load (PoL) converters. This is the
case for a variety of reasons. First, power is usually distributed to the loads through voltage
buses at a high voltage and low current in order to reduce the wiring needed to limit con-
duction losses. Second, there may be many loads that require different supply voltages. PoL
converters are used to supply an independent voltage to each load. This general approach
provides flexibility but can result in relatively low overall system efficiency. For every watt
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of power consumed in the end load, several watts may be consumed in the power conversion
stages or other system overhead.
This dissertation introduces energy conversion architectures that depart from conventional
paradigms. The central theme of this dissertation is examining simple, circuit-based tech-
niques that can improve efficiency, performance, and reliability of the entire system. A key
concept that will be revisited throughout this dissertation is the separation of bulk energy
conversion from other, secondary objectives. These secondary objectives include transient
disturbance response and operating point current mismatches. Two applications that mo-
tivate this work are digital circuit power delivery and solar PV energy conversion. The
choice to focus on these applications is intended not to limit the scope of this research but
to provide a context to frame the discussion and make the results more meaningful.
1.1 Integrated Circuit Power Delivery
Integrated circuits (ICs) are small semiconductor “chips” found in almost every electrical
device. They have become widespread since they are a cost effective method of high volume
manufacturing of electrical circuits and are capable of an incredibly diverse set of functions
that vary from amplifying signals to storing data and performing calculations. The world
would not have many of the conveniences of modern society if it was not for this innovation.
ICs are powered by at least one dc voltage source. Analog ICs will often have two supply
voltage rails, a positive rail and a negative rail, while digital ICs generally only have a
positive supply. Common supply voltages are ±15 V, ± 12 V, 5 V, 3.3 V, and 1.8 V. Some
digital circuits such as microprocessors or graphics processors that consume relatively large
amounts of power have supply voltages around 1 V and can draw over 100 A at full load. A
low supply voltage enables the digital circuit to reduce the power it consumes.
The power delivery system for integrated circuits often includes many cascaded power
conversion stages before finally reaching the load. A good example of this is the power
system in a computer data center. There are several cascaded conversion stages between the
ac mains (the source) and the information technology (IT) loads as seen in Fig. 1.1. The ac
from the power grid is first rectified to dc. An uninterruptible power supply (UPS) follows
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Figure 1.1: There are many cascaded energy conversion stages in data centers [1].
next and can supply energy in the event the ac grid fails. Power is then distributed to the
server racks through either an ac or dc bus with relatively high voltage to reduce conduction
losses. Within the racks, dc power is delivered to the server boards or “blades” which may
require another voltage down conversion stage. On the server boards, several PoL converters
supply power to the various ICs and other loads like disk drives and fans. Note that the
building HVAC (heating, ventilation, and air conditioning), lighting, and other non-IT loads
in a data center are separate.
There are many places where energy is lost before making its way to the ICs and other ele-
ments that perform the desired data processing functions. The multiple cascaded conversion
stages used to step the voltage down from the distribution level to the point of load limit
overall conversion efficiency to the product of each stage’s efficiency. With the continued
ubiquity of dc systems, there is growing support for moving more of the power distribution
system to dc [1], [2]. Data centers could reduce energy consumption by around 15% by
switching to dc distribution in the building [3]. This only addresses part of the challenge,
however.
Even with dc distribution, a power delivery conundrum exists. Distributing power at high
voltages is advantageous to reduce conduction loss, but ICs prefer low supply voltages to
reduce power consumption. Low voltage dc circuits exhibit unique characteristics that make
meeting conversion efficiency and performance targets challenging. As the voltage decreases
through energy conversion stages, there is a corresponding increase in current. This not
only impacts converter efficiency through conduction losses but also increases the circuit’s
sensitivity to parasitic elements. Equivalent series resistance in a capacitor, for instance,
has been shown to be a limit to closed-loop control bandwidth of microprocessor voltage
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regulators (VRs) [4]. To overcome the limitations in typical VRs, a large output capacitance
is necessary to maintain a stiff voltage during large changes in load current. Also, multiple
interleaved buck converters are commonly operated in parallel to lower output impedance
and to tightly regulate low voltage supplies in the presence of load slews that can be hundreds
of A/s [5].
Power delivery concerns dominate in numerous applications. In 2006, data centers con-
sumed an estimated 61 billion kWh of energy, which represents 1.5 percent of total U.S.
electrical consumption [6]. With the explosive increase in computing devices connected to
the Internet, the energy used in data centers will continue to increase. The energy bills of a
data center are becoming larger than IT hardware costs, indicating a momentous shift. In
notebook computers, almost half of the energy is consumed in the power delivery circuits
as seen in Fig. 1.2. In both light load and full load conditions, more energy is consumed
in power delivery than in the microprocessor itself. In an attempt to reduce power con-
sumption, microprocessor manufacturers are exploring methods to integrate VRs on chip
[7]. While this may reduce energy consumption in the microprocessor, it also reduces overall
energy conversion efficiency since an additional cascaded conversion stage is introduced.
Present day power delivery methods have essentially hit a wall. A “nonlinear breakthrough
in power delivery” is needed [8].
1.2 Solar Energy Systems
The worldwide need for sustainable energy sources is undeniable. The fact is, people have
been using energy from renewable sources like the sun and wind for ages. It is not uncommon
to see solar water heaters, skylights, or people hanging their clothes out to dry. The challenge
is often to find viable ways to actively harness renewable sources and convert the energy into a
useful, controllable form like electricity. Many people have worked to develop effective ways of
obtaining energy directly from the sun, a seemingly limitless source of energy. Concentrating
solar power (CSP) and solar photovoltaics (PV) are two methods of converting energy from
solar radiation to electricity. In thermal CSP plants, hundreds or thousands of mirrors called
heliostats focus the sun’s light onto a tower to provide heat for electricity generation just
4
(a) Normal Mode
(b) Sleep Mode
Figure 1.2: Breakdown of energy consumed in 45 nm notebook computers in light and
heavy load conditions [8].
like in conventional power plants. Solar PV cells directly generate dc power from insolation
(incident solar radiation). PV systems are easier to install than CSP plants and currently
enjoy much wider adoption.
The challenge is in making solar energy cost competitive with other energy sources. High
upfront costs for hardware and installation of solar energy systems can be a barrier. To ease
the cost constraints, many governments provide subsidies, tax breaks, and feed-in tariffs. A
recent program started by the U.S. Department of Energy called the SunShot Initiative aims
at reducing the cost of solar systems by 75% by 2020. This means an installed cost of about
$1 per watt for utility-scale PV installations and about $1.50 per watt for residential PV
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installations as shown in Fig. 1.3. The goal is to make solar energy cost competitive with
electricity from fossil fuels, thereby removing the need for government subsidies.
A key metric for analyzing and comparing the cost of various sources of energy is the
levelized cost of energy (LCOE) [9]. This is essentially dividing the total lifecycle cost of an
energy system by the total energy produced over its lifetime, or
LCOE =
Total Cost
Total Energy
(1.1)
The total lifecycle cost includes not only the upfront costs but also ongoing costs such as
maintenance, insurance, disposal, etc. Based on LCOE, it is clear that if solar PV is to reach
grid parity [10], PV systems need to reliably produce as much energy as possible over the
life of the system, and installation and maintenance costs must come down. The viability of
PV is strengthened by relatively long lifetimes for PV panels, with warranties of typically 25
years or more [11]. In past practice, the power electronics used to convert and control energy
from PV installations tended to have a much lower mean time to failure (MTTF) than PV
panels [12]. This increases the maintenance and balance of system (BOS) costs, which can
end up being 50% or more of the total system cost, as seen in Fig. 1.3. Given a goal to
reduce the LCOE of PV to about 6 cents per kWh, power electronics plays as strong a role
as innovations in PV cell technology. The power processing architecture and components
need to result in high efficiency, reliability, safety, and performance of the overall PV system.
Conventional energy conversion architectures for solar PV systems make a tradeoff between
power production and conversion efficiency. The three main power processing architectures,
shown in Fig. 1.4, are a series PV system with a central inverter, cascaded dc-dc converters
with a central inverter, and panel level inverters (commonly known as “microinverters”). In
the first architecture, PV panels (and PV cells) are connected in series to increase voltage
before reaching a central inverter which is usually connected to the ac grid. While this
approach is quite effective when the maximum power point current of each PV element is well
matched, significant loss in power production can occur when just one PV cell is unmatched.
This mismatch can be caused by shading, degradation, damage, manufacturing tolerances,
etc. To overcome this limitation, panel level architectures such as cascaded dc-dc converters
6
Figure 1.3: Cost estimates for installation of utility-scale solar PV systems as installed
system price reaches $1/W [13].
and microinverters have been introduced [14], [15]. These allow each PV panel to operate
at its local maximum power point through distributed controls and enable relatively easy
installation and maintenance [16]. The downside is that overall energy conversion efficiency
may decrease. Further difficulties in terms of cost, reliability, and complexity arise when
attempting to scale these approaches down to the sub-panel level. New power processing
architectures are necessary for a disruptive movement to high performance, cost competitive
PV.
1.3 Differential Power Processing
The key to improving energy conversion efficiency is to avoid energy conversion in the first
place. The differential power processing approach introduced in this dissertation enables
systems to reduce or eliminate energy conversion while still meeting control objectives. This
dissertation explores circuit-based techniques that can reduce energy conversion losses, im-
7
Figure 1.4: Existing PV power processing architectures include (a) series PV with central
inverter, (b) modular cascaded dc-dc converters with a central inverter, and (c) module
integrated inverters (microinverters).
prove system reliability and performance, and also reduce load energy consumption. This
approach can overcome many challenges faced in IC power delivery, solar PV energy conver-
sion, and other applications. In many situations this may require rethinking how the system
is structured and managed. A system level perspective is vital to finding breakthrough so-
lutions. Design decisions that simply optimize one subsystem without regard to the effect
on other subsystems can result in more energy loss than would otherwise be the case.
The basic premise of differential power processing applied to dc systems is shown for
both dc sources and dc loads in Fig. 1.5. The sources and loads are connected in series
and, in general, interface with a global converter. Differential power converters interact
with the sources and loads at the intermediate nodes to meet local objectives. This may
be voltage regulation or maximum power point tracking, for example. One unique benefit
is that differential converters process only a small portion of the total power under most
circumstances. Energy conversion is avoided for the most part while at the same time
maintaining desired operating conditions.
Circuits that can act as differential converters have been in existence for quite some
time. One application in which they are found is battery charge balancing circuits. Battery
packs commonly consist of numerous electrochemical cells connected in series. Battery cell
characteristics such as internal impedance, capacity, self-discharge rate, etc., are not the
same. This can cause cell imbalance. If not addressed, cell imbalance results in some cells
8
(a) Sources (b) Loads
Figure 1.5: Overview of differential power processing for dc sources and loads.
being used more than others which leads to degraded battery life, lower overall battery
capacity, or even fires. Charge balancing circuits like those shown in Fig. 1.6 are examples
of active methods of balancing cells in battery packs [17].
(a) Buck-boost topology (b) Switched capacitor topology
Figure 1.6: Two circuit topologies used for battery charge balancing.
The primary reason why active cell balancing circuits could be classified as differential
power converters is that they do not processes the bulk energy that goes into or out of the
battery pack during charging and discharging cycles. The cell balancing circuits are focused
on remedying relatively small differences in cell state of charge (SOC). Essentially only the
difference in charge is being converted by these circuits. In practice, many cell balancing
circuits only operate for short periods of time during the charging process and are not active
9
throughout battery operation.
The differential power processing approach used in battery balancing circuits is viable in
a number of other applications. This dissertation aims to describe and categorize differen-
tial power conversion systems with a focus on dc systems. An important missing link in
the literature is the definition and analysis of differential power conversion. This research
presents a cohesive vision that explores the fundamental issues and places advances in the
context of other work. New applications for differential power processing are examined and
a framework for future work is developed.
1.4 Organization
This dissertation examines circuit based techniques that separate bulk energy conversion
from secondary system objectives. To take the performance capabilities of conventional
dc-dc converters beyond their physical limits, the converters must be augmented with ad-
ditional energy paths that act to nullify transients. Augmentation of a buck converter and
a boost converter are analyzed and experimentally verified. Connecting the power domains
of dc systems in series can enhance overall system efficiency and performance, especially in
digital circuit loads and solar PV systems. Methods for regulating the voltage of each volt-
age domain will be presented. The broader impacts of series circuits include enabling low
voltage operation of digital circuits (which greatly reduces power consumption), removal of
dc conversion stages as load voltage increases, independence of voltage across each element,
and effective extraction of the maximum power available from PV systems. Each chapter of
the dissertation is briefly summarized below.
In chapter 2, a survey of relevant literature is presented. Background information of volt-
age regulation and its associated challenges motivates the work on converter augmentation
for improving transient response. The factors influencing power consumption in complemen-
tary metal oxide semiconductor (CMOS) circuits commonly used in digital processors are
explained to show the potential benefit of independent voltage domains. An introduction
to solar PV and PV energy conversion systems informs the reader of system objectives and
constraints.
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Chapter 3 discusses techniques to improve the transient response of dc-dc converters.
Augmenting buck converter and boost converters with energy paths that supply or sink
energy during transients is explored. Energy-based control of the switch timings is analyzed
for a resistive augmentation path, and the resulting power loss is quantified. Experimental
results demonstrate significant improvement over time-optimal control methods. Enhanced
interaction between the load and power supply is suggested in this chapter to reduce or
eliminate the effects of changes in the load.
Differential power processing is introduced in chapter 4. Series-connected voltage domains
provide the main context for this work. Series elements can be homogeneous or heteroge-
neous. Previous research that has in one way or another suggested differential power pro-
cessing is discussed. Several differential power architectures are presented and analyzed.
Monte Carlo simulation results are used to compare the power processed by each differential
architecture. The general control objectives and opportunities are also discussed.
Chapter 5 focuses on differential power delivery for ICs. This is an example of differential
power processing applied to series-connected loads. Several differential power delivery archi-
tectures are analyzed. A hierarchy of voltage regulation methods ranging from software to
hardware are enumerated. The ability to communicate across voltage domains may be use-
ful in some applications. A comparative energy analysis of independent loads with cascaded
VRs and differential VRs highlights the benefit of the differential approach. Simulation and
experimental results for four series voltage domains demonstrate the operation of differential
power delivery.
In chapter 6, differential power processing is applied to solar PV systems. The differential
energy conversion approach is described, and control objectives such as maximum power
point tracking, protection, and monitoring are discussed. A reliability model is developed
for PV systems with a series string, cascaded power optimizers, and differential converters.
Reliability analysis shows improved system reliability for the differential system. Simulation
and experimental results are included for various systems to show the action of differential
converters.
Chapter 7 summarizes the key findings of the dissertation and areas of future work. Sug-
gestions to improve the results are included as well.
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CHAPTER 2
LITERATURE REVIEW
This chapter provides both the broader context of this research and specific discussion on
relevant prior work. The evolution of load voltage regulation schemes is addressed. General
techniques to improve the efficiency and performance of dc-dc converters are explored along
with some common compromises that must be made during design. Background informa-
tion on digital circuits and solar photovoltaic (PV) systems is presented. The sources of
energy consumption in digital circuits and some methods of reducing energy consumption
are discussed. An overview of solar photovoltaics describes a PV cell model, PV energy con-
version approaches, and general control objectives in PV systems. The final section reviews
literature most closely related to differential power processing. Various works have touched
on the concept of differential power processing in a few applications. This dissertation aims
to unify and define the general concept of differential power processing.
2.1 Load Voltage Regulation
An important function that dc-dc converters play in many applications is voltage regulation.
An intermediate bus voltage or an end load voltage are examples of voltages nodes that often
require some regulation. Although there are several definitions of voltage regulation that
deal with both static and dynamic conditions, voltage regulation essentially is keeping the
voltage of a particular node within some given range of a desired voltage reference even
when there are disturbances in the system. These disturbances may be changes to the input
voltage of the converter (line disturbance) or changes in the load current. Voltage regulation
is important because no power supply is an ideal dc voltage source which would firmly hold
a fixed voltage and instantaneously provide any amount of current needed (see Fig. 2.1).
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Figure 2.1: An ideal dc voltage source can instantaneously supply or sink any current while
maintaining a fixed voltage. Real dc-dc converters are not ideal voltage sources, and
voltage regulation is often necessary.
Active feedback or feedforward control is often implemented to regulate the output voltage
of dc-dc converters. Without a regulated output, the voltage could vary considerably during
operation which could be harmful in many applications. In digital circuits, for example,
the supply voltage must remain within a narrow band (approximately 30 mV swing for
microprocessors [5]) to limit stress on the transistors (if the voltage is too high) and to
prevent any timing/computational errors (if the voltage is too low).
There are many constraints and objectives when designing a power delivery system. These
include everything from reducing cost, component count, and printed circuit board (PCB)
space to meeting efficiency, performance, and reliability targets. As with almost any en-
gineering decision, tradeoffs must be made since actions taken to benefit one aspect may
negatively impact another. Nonetheless, a general goal in dc-dc converters acting as volt-
age regulators is to operate with high efficiency and performance. Numerous techniques
have been developed to improve these aspects of voltage regulators. What follows is an
explanation of several techniques and a discussion of the associated tradeoffs.
2.1.1 Power Delivery Architectures
The architecture of dc power supplies has changed over time as the demands of the load
technologies have changed. Initially a centralized power architecture (CPA) was prevalent.
The power supplies contained in many “silver boxes” would convert from the ac grid to one
or more dc voltages (shown in Fig. 2.2). The common voltage levels were ± 15 V, ± 12
V, and 5 V. A flyback or forward converter with multiple output windings was often used
to create multiple, isolated voltage levels. Many analog circuits would run off two opposite
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polarity voltage rails and digital circuits would use the 5 V logic rail. This worked reasonably
well when load currents are relatively low and only a few voltage levels are needed.
Figure 2.2: Centralized power architecture.
The centralized power architecture soon gave way to the distributed power architecture
(DPA) (shown in Fig. 2.3). The DPA generally consisted of a converter which rectified the
ac from the grid to a medium voltage dc bus (e.g. 48 V nominally) and separate, isolated
dc-dc converters which provided whatever dc supply levels were needed. This approach has
several advantages including high availability, scalability, and easier output regulation. The
power could also be distributed at a higher voltage bus before the isolated dc-dc converters in
many applications such as data centers [18] and telecommunications [19], [20]. The challenge
with this architecture is when numerous low voltage levels are powered by isolated converters
that take up a fair amount of printed circuit board (PCB) space [21].
Figure 2.3: Distributed power architecture.
The distributed power architecture has, in many systems, been replaced by the intermedi-
ate bus architecture (IBA) shown in Fig. 2.4. One of the arguments for this approach is that
only one isolated dc-dc converter is needed. Smaller, non-isolated PoL converters can tightly
regulate the various load voltages [22]. The PoL converters are relatively cheap and easy to
design and build. Another motivating factor is the high power demands at lower and lower
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voltages as digital circuit feature sizes get smaller [23]. Of course there are tradeoffs with
these various power delivery architectures, and some may be useful in certain situations [24].
A question that was initially explored was what is the best voltage level for the intermediate
bus [25]. Nowadays, 12 V is standard, and sometimes 5 V is used as well. There are hybrid
versions of these architectures that are employed at times [26].
Figure 2.4: Intermediate bus architecture.
2.1.2 Point-of-Load Converters
Point-of-load (PoL) converters are generally non-isolated dc-dc converters that are located
on the PCB very close to the load they supply. The main goals are to tightly regulate the
load voltage in the midst of disturbances such as load transients that can have very large
slew rates. This is a challenge in voltage regulators with a low voltage, high current output
since the load impedance is very small (see Fig. 2.5). For example, Intel microprocessors
are supplied power at around 1 V and over 100 A at full load and can change their current
demand at rates of hundreds of A/µs [5]. During a load release (sudden decrease in load
current), the voltage cannot overshoot by more than 50 mV, and it must settle within 25
µs [5]. Specifications like these often require a large amount of capacitance on board at the
output of the PoL converter (e.g. several thousand µF). Parasitics (unwanted resistance,
inductance, capacitance) have pronounced effects in this environment. To gain a more com-
plete understanding of the power delivery challenges, general circuits and control techniques
used in PoL voltage regulators (VRs) are highlighted to reflect current trends in industry
and research.
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Figure 2.5: Voltage regulators (VRs) are the point-of-load converters used to supply low
voltage, high current loads such as microprocessors.
Circuit topology
Various dc-dc converter topologies may be selected for a given application. To narrow the
discussion somewhat, methods used in low voltage, high current supplies will be focused on as
this is one motivating application for this research. Since these PoL converters are generally
stepping a higher bus voltage down to the lower load voltage, buck converters are often
used. An ideal model for a buck converter is shown in Fig. 2.6. The two switches in a buck
converter are usually n-channel, power MOSFETs that are controlled to be complementary.
This means that when one switch is on, the other is off and vice versa. A diode could be
used as the low side switch, but greater efficiency is generally achieved with a MOSFET due
to lower conduction losses. It is possible to have both switches off if the inductor current is
zero. This third state is sometimes encountered during light load operation, but it will not
be examined at this time.
Figure 2.6: A simple model of a buck converter commonly used in PoL converters.
The inductor current and output capacitor voltage are generally regarded as the converter
state variables and are useful in understanding the converter operation. Differential equa-
tions describing the converter in the two switch configurations can be derived. For simplicity,
the load can be modeled as a resistor. (As will be explained later, this is a fairly appropriate
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way to model power consumption of digital circuits to first order.) When the high side
switch is on, the differential equations are
diL
dt
=
Vin − vc
L
(2.1)
dvC
dt
= iL − iload = iL − vC
Rload
(2.2)
When the low side switch is on, the differential equations are
diL
dt
=
−vc
L
(2.3)
dvC
dt
= iL − iload = iL − vC
Rload
(2.4)
This can be represented in matrix form as diLdt
dvC
dt
 =
 0 −1L
1
C
−1
RC
 iL
vC
+
 q1L
0
Vin (2.5)
While these equations are fairly straightforward and can be found in most power electronics
textbooks, some important artifacts are worth noting. First, buck converters have a second
order output filter. This enables using relatively small filter component values while still
meeting output voltage ripple specifications. This is in contrast to a boost or buck-boost
converter which only has a capacitor supplying the load current during certain intervals of
time. Second, the average inductor current is equal to the average load current in steady
state. This is significant because as the converter moves from one operating point to the
next in response to a change in load current, the inductor current must transition to the new
load current value. Third, and in some cases most importantly, the inductor current slew
rate has fundamental, physical limits. These are exhibited in equations (2.1) and (2.3). The
inductor cannot instantaneously jump from one load current value to the next. The output
capacitor must provide the difference in inductor current and load current. This is evident
in equations (2.2) and (2.4). The effect is that the capacitor voltage deviates during load
transients. This is unwanted and is seen as noise on the supply line from the perspective
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of the load. For load current steps that are small in size, the capacitor voltage may not
change by much. If there is a large load step, this can cause a large voltage fluctuation. If
the output capacitor voltage is not adequately prevented from deviating outside of specified
boundaries, the load can be damaged or errors can result.
A common strategy in VRs is to construct multiple buck converters that operate in parallel.
This parallel input, parallel output converter is often called a multiphase buck converter and
is shown in Fig. 2.7 [27]. There are a number of advantages to this approach. The total
load current can be shared by the phases of the buck converter. Instead of one converter
that must supply all the current (which can be quite high), each phase only needs to provide
a small portion of the total current. If the load current is evenly shared among n phases,
the average output current of each phase is 1
n
of the load current. This helps to reduce
conduction loss. Load current sharing can be controlled in a variety of ways using central
or distributed techniques [28].
Figure 2.7: Multiphase buck converters are often employed in low voltage, high current
voltage regulators.
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Another advantage is the ability to interleave the timings of the switches, which can reduce
the output voltage ripple as well as the input voltage ripple. With interleaving, when the
inductor current in one phase is increasing, its effect on the output ripple can be canceled out
by another phase (or several phases) that has decreasing inductor current. This is because
the inductor currents sum together at the capacitor voltage node and can be described as
iL,total = iL,1 + iL,2 + · · ·+ iL,n (2.6)
where there are n buck converter phases. Under certain conditions, the output voltage ripple
can even be entirely canceled out in theory [29]. Similarly, the input current can be more
steadily drawn with the phases staggering the time at which their inductors are connected to
the input voltage source. This helps in reducing the input and output capacitance require-
ment. Switch timing interleaving is shown in Fig. 2.8. There are numerous approaches to
switch interleaving that can be implemented centrally or in a distributed fashion [30], [31].
Figure 2.8: Switch interleaving reduces input and output voltage ripple.
The previously mentioned advantages may not even be the most dominant reasons for
choosing a multiphase buck topology in a VR. Multiple phases give more opportunity for
performance and efficiency improvements. Phase shedding is a prevalent technique used to
improve efficiency of the converter over the whole load range [32]. At light load conditions,
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it is usually best to only have one or possible two phases operating. The rest of the phases
are deactivated. This eliminates the switching loss and other energy overhead that these
unnecessary phases would otherwise add. When operating a higher load, additional phases
are added to meet the load requirement. The overall effect is a “flattening” of the efficiency
versus load curve. Non-uniform load current sharing with phase shedding can result in a
very flat efficiency curve as well [33], [34].
Another key benefit of multiphase buck converters is improved transient response. As
previously mentioned, the slew rate of a single phase buck converter is fundamentally limited
by the slew rate of the inductor which is
diL
dt
=
vL
L
(2.7)
In a multiphase buck converter, the effective slew rate is n times faster if there are n equally
sized inductors. Another way of understanding this effect is that the effective inductance of
the converter is L
n
. With n phases operating in parallel, the ability of the sum of inductor
currents to move from one operating point to the next is equivalent to a single buck converter
with an inductance of L
n
. This performance improvement can be obtained without a negative
impact on voltage ripple if switch interleaving is used.
Control techniques
Effective converter control techniques can ensure stable operation, improve performance,
reduce energy conversion losses, limit electromagnetic interference (EMI), extend converter
life, and enable smaller, cheaper components. Several techniques will be discussed that are
of particular interest for point-of-load voltage regulators. The focus will be on methods that
improve transient performance of VRs.
The two most common types of linear feedback control used in power converters are
voltage-mode control and current-mode control. Within these categories there are numerous
specific control schemes and methods of implementation. Voltage-mode control is a single
loop control technique where the output voltage is measured and compared to a reference.
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The error signal (the difference between the output voltage and the voltage reference) is
fed through a compensation network that has proportional (P), integral (I), and sometimes
derivative (D) terms to place poles and zeros in the transfer function as desired. The output
of the compensation network is the duty cycle command for the switching converter. A pulse
width modulation (PWM) scheme usually generates the switching signals based on the duty
cycle command. Current-mode control has two control loops - an inner current loop and an
outer voltage loop [35]. The outer voltage loop is relatively slow and generates a reference for
the faster inner current loop. The inductor current is measured and compared to the current
reference although sensorless control is also possible [36], [37]. The output of the inner current
loop is the duty cycle command. Current-mode control is quite popular for applications
where high performance, load current sharing, or immunity to input voltage disturbances is
desired. One downside of current-mode control is that a stabilizing ramp signal is needed
for stability. When using any traditional, linear control method (voltage-mode, current-
mode, etc.), the converter’s control bandwidth must be well below the switching frequency
to avoided unwanted effects. This limits the transient performance of the converter.
A class of nonlinear control is switching boundary control (a form of geometric control).
Hysteresis control and sliding mode control (also known as bang-bang control) are common
types of boundary control [38], [39]. With boundary control, the states of the power converter
are compared with a switching boundary to determine the desired switch configuration. The
inductor current or the output capacitor voltage are typically the converter states whose
trajectories are monitored [40]. In general, when the states of the converter lie on one side
of the switch boundary, the control switch is turned on, and when the states lie on the
other side of the boundary, the control switch is turned off. The switching boundary can
be a straight line (first order) or a higher order surface. State-plane diagrams are useful for
visualizing and understanding boundary control [41]. A dead band can be included around
the boundary to reduce chattering [42]. Since the switching signals are directly constructed
from comparisons to a switching boundary, there is no pulse width modulation (PWM)
and, consequently, no fixed switching frequency (unless a moving boundary or other actions
are taken). This can provide very fast performance since steady state can be reached in
one switching cycle [43], [44]. The general lack of a fixed switching frequency makes EMI
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mitigation more difficult so this control technique is not amenable to certain applications.
Since transient response is critical in various applications, many papers have expounded
on methods that specifically address transient performance. The aim is to move from one
steady-state operating point to the next as swiftly as possible [40], [44]. Since the goal in
regulated converters usually is to maintain fixed output voltage, the inductor current is the
state that must change when a load transient occurs, and any output voltage deviation is
undesired. An ideal voltage source would instantaneously supply the new load current while
at the same time maintain a fixed voltage. This would appear to have an infinite control
bandwidth. Instead, the transient response of dc-dc converters have been taken to their
physical limit through advanced control techniques like minimum time control [45] which is
also called time optimal control. The minimum time response to a load current increase step
in a single phase buck converter is depicted in Fig. 2.9. The focus is determining the fastest
response possible given a fixed converter topology. This approach is often implemented by
combining a linear compensator used during steady state with a nonlinear controller that is
activated to respond to a large-signal disturbance (e.g. large step change in load current)
[46]. With minimum time control, the response reaches the physical limits of the circuit but
is still constrained by slew rates and open-loop behavior. Substantial effort may be necessary
to avoid inductor current limits [47]. Continuous-time digital signal processing can aid in
reducing sampling and processing overhead of some digital control implementations [48].
Figure 2.9: An ideal, minimum time response to a load current increase in a buck converter.
Several topological approaches to transient mitigation have been explored as well. In
these cases, circuitry is added and controlled to lessen the impact of a transient. One
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method utilizes an active clamp circuit [49]. Another approach uses active filters [27]. In
one technique, a single shot transient suppressor circuit essentially adds a separate capacitor
bank that can supply or sink energy during a transient [50]. The parallel phases in a
multiphase buck converter can also be designed and controlled in different ways to improve
performance. One option is to have intentionally unbalanced phases that are separately
controlled to improve transient response [51]. Similar approaches using auxiliary phases
can be employed to reduce voltage variation during transients [52]–[54]. Some topological
approaches attempt to change the slew rate of the inductor by either changing its inductance
[55] or the voltage across the inductor [56], [57].
Some loads such as microprocessors allow the supply voltage to change when the load
current changes. This can substantially aid VRs in meeting performance specifications. The
feature is known as load-line regulation or sometimes called adaptive voltage positioning.
During light load conditions the voltage reference is higher than during heavy loading and
is often expressed as
Vref = VID − IloadRLL (2.8)
where Vref is the controller’s voltage reference, VID is the voltage command from the load
(presumably a microprocessor), Iload is the load current, and RLL is the effective resistance
that defines the load-line. This provides more headroom for the VR output voltage to
transition through during a load transient. A diagram depicting the effect of load-line
regulation for an ideal increase in load current is shown in Fig. 2.10.
Figure 2.10: An idealized response to a load current transient with load-line regulation
allowed by the load.
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Many practical tradeoffs are considered when designing VR controllers. Many controllers
take a multimode approach where some form of pulse frequency modulation (PFM) is used
during light load conditions and pulse width modulation is used during normal operation.
Some control techniques may result in very good performance capabilities, yet this often
comes at the cost of more complexity and controller overhead. Digital controllers can handle
complexity well, can overcome variation, and can be used for online optimization [58]. They
may struggle with high digital base clock frequencies (which means more power consumption)
as well as sampling and processing delays. Analog controllers may be cheaper and simpler but
do not have all the functionality of digital controllers. Either way, the goal for VRs supplying
microprocessors is to be sufficiently efficient and to meet other specifications while having
high performance. This can enable computer designers to save on expensive decoupling
capacitors and board space.
There has been much discussion on including dc-dc converters on integrated circuits. Intel,
for example, has explored putting voltage regulators on its microprocessors [7], [59], [60] and
will likely release parts in the near future with fully integrated voltage regulators. Clearly,
the trend is towards adding cascaded energy conversion stages to meet the highly variable,
diverse set of load power requirements. From a power delivery perspective, this seems like
a move in the wrong direction since overall energy conversion efficiency will likely decrease.
In the next section, some basic background on digital circuits will inform the reader as to
why this approach is being considered.
2.2 Power Consumption in Digital Circuits
It is widely acknowledged in the integrated circuits community that power consumption is a
primary limiting factor in advancing digital circuits [61], [62]. This is colloquially referred to
as the “power wall”. Power consumption is paramount in digital circuits for several reasons.
The energy consumed in a computing system adds cost to the user’s electric bill or limits the
battery life of a portable device. Since the power consumed by a digital circuit is dissipated
as heat, thermal management overhead also increases device cost and complexity. Power
delivery is equally challenging, and hundreds of pins on a microprocessor are often needed
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to sustain the high current levels. The ability to meet Moore’s “law” is in question as circuit
designs are becoming power limited when trying to increase computational performance.
Scaling the size of transistors through improved manufacturing process may not be enough
[63].
This section takes a further look at power consumption in digital circuits. The focus is
on complementary metal oxide semiconductor (CMOS) circuits since they are the de facto
standard in digital circuits. Various sources of energy loss and techniques taken to overcome
loss are examined. It is beneficial for a power electronics specialist to understand these
trends because they affect the specifications of the power supply equipment. There are
also opportunities to propose unique, system-level solutions that meet both power delivery
and computational performance objectives. In the past, digital circuit designers focused
on increasing speed and reducing chip area. With the energy-constrained nature of many
applications, power consumption is now potentially the most pivotal design component.
2.2.1 Models of Energy Consumption
CMOS circuits form the basis of nearly all digital devices. One of the reasons for CMOS’s
ubiquity is CMOS circuits consume less power than equivalent designs using alternate tech-
nologies such as NMOS logic or TTL (transistor-transistor logic). In CMOS circuits, the
transistors act like switches and consume almost no power when on or off. Energy is primarily
consumed during transitions as transistors switch from one state to another.
Consider a simple CMOS inverter (NOT logic gate) as shown in Fig. 2.11. The source of
the PMOS device is connected to the positive side of the power supply (commonly labeled
Vdd) and the source of the NMOS device is connected to the negative side of the power
supply (usually the “ground” reference node, e.g. 0 V). Since digital circuits base their logic
on voltage levels, the power supply is a voltage source. The drains and gates of the PMOS
and NMOS transistors are connected together, respectively. The complementary behavior of
the transistors occurs because the gates are connected together. When the PMOS is on, the
NMOS is off, and vice versa. The output of the logic gate is determined by which transistor
is on, thereby connecting the output to either logic high (Vdd which represents a 1) or logic
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low (ground which represents 0). Ideally, no current flows from Vdd through the transistors
to ground since at least one of the transistors is off and blocks the flow of current.
Figure 2.11: A CMOS inverter circuit (NOT logic gate) with lumped parasitic capacitance.
Generally, current only flows during a switching event when parasitic capacitances are
charged or discharged. The parasitic capacitances include the gate capacitance, output
capacitance, and interconnect capacitance. These capacitances can be lumped together
when building a model to describe the energy consumed. A simple way to view this energy
consumption mechanism is as a capacitor that is charged from a voltage source (and later
discharged). In the case of the CMOS inverter, this occurs when the output transitions from
low to high (i.e., when the NMOS transistor turns off and the PMOS switches on). It is well
known that the energy needed to charge a capacitor from a voltage source is
E = CV 2 (2.9)
where C is the capacitance and V is the voltage of the voltage source. Even though the
energy stored in a capacitor is 1
2
CV 2, the total energy supplied from the source must be
CV 2. This is because half the energy (i.e., 1
2
CV 2) is consumed in the path resistance (e.g.,
PMOS transistor and interconnect), no matter how large or small, between the voltage
source and the capacitor as the capacitor is being charged. (This assumes the capacitor
starts with zero volts initially and charges fully to the voltage of the source.) The energy
stored in the parasitic capacitances is discharged through the NMOS transistor when the
transistors change state. In the case of the CMOS inverter, this would occur when the output
transitions from high to low. As a result, the model commonly used to describe the active
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power consumed in a CMOS circuit is
P = CV 2ddf (2.10)
where C is the effective capacitance of the circuit and f is the frequency of the charge cycles
(i.e., the base clock frequency). Sometimes this is written as
P = αCV 2ddf (2.11)
where α is an activity factor between zero and one. The activity factor is a useful way
to model how different computational activity levels influence power consumption. This
approach enables setting a fixed effective capacitance C of the circuits being examined.
Another term that can be included in active power consumption in CMOS circuits is short
circuit power. When the output of a CMOS circuit changes state, the PMOS transistors and
NMOS transistors may both be conducting for a short period of time. This is essentially a
short circuit between Vdd and ground. CMOS circuits do not include a dead time, unlike
what is common in power electronics. The amount of energy consumed due to a short circuit
is relatively small (less than 20% of active energy consumption) so this term is often ignored
[64].
In any semiconductor device, there is a small amount of leakage current that flows when
the device is off. Leakage can cause a meaningful amount of energy loss, particularly at
lower threshold voltages or when the circuit is in standby mode for large periods of time
[65]. A simple model for power consumption due to leakage is
P = IleakageVdd (2.12)
where Ileakage is the total average leakage current.
Taking the three primary sources of power consumption into consideration, the following
model is obtained:
Ptotal = αCV
2
ddf + ISCVdd + IleakageVdd (2.13)
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where ISC is the average short circuit current. It is important to note that this only models
the power consumed in the CMOS circuit. It does not represent the entire system power
which includes power delivery and thermal management overhead. Nonetheless, the model
is useful for understanding why certain techniques help reduce energy consumption in digital
circuits.
2.2.2 Methods to Reduce Digital Circuit Energy Consumption
There are a variety of ways to reduce energy consumption in digital circuits. One of the
most commonly used techniques is simply to lower the supply voltage Vdd. The focus is on
reducing the active power loss due to transistor switching since it dominates overall power
loss in most systems. Supply voltage scaling is an effective strategy because there is a
quadratic relationship between power consumption and Vdd, as seen in equation (2.11). Any
reduction in Vdd results in substantial energy savings. The power reduction does come at
the price of increased delay. This limits the maximum clock frequency obtainable without
computational errors. The performance of the digital circuit decreases as the supply voltage
is lowered (assuming all other factors remain constant). If the threshold voltage is also
scaled, the supply voltage can be lowered without compromising clock frequency to a certain
extent [65]. Much work has been done to examine the minimum energy operating point
of digital circuits [66], [67]. Early work has suggested that the lower limit of the supply
voltage at which CMOS circuits will operate is around 0.2 V [68]. While the minimum
energy operating point is dependent on various parameters such as temperature, transistor
sizing, and activity factor, it is generally below a supply voltage of 0.5 V in the subthreshold
region [69].
Lowering the clock frequency can reduce power consumption and follows directly from
examining equation (2.11). This reduces the number of switching events over a period of
time. Since frequency is only directly proportional to power consumption, this approach
does not have nearly as profound an impact on power consumption as lowering Vdd. It also
reduces computational speed. In fact, lowering frequency may not save energy since the
desired computations are just delayed. As a result, this method is not often used by itself
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but can be used successfully in conjunction with other techniques.
One set of techniques takes advantage of the time-varying workload that most compu-
tational devices encounter [70]. The supply voltage and frequency are scaled dynamically
during operation based on the activity level. This technique is commonly called dynamic
voltage scaling (DVS) or dynamic voltage and frequency scaling (DVFS) [71], [72]. When
there is a low level of computational activity, voltage and frequency are relatively low which
reduces power consumption. When more computational throughput is desired, the voltage
and frequency are increased to the necessary level.
Clock gating is very common in digital circuits because a large portion of power is con-
sumed by clocks [73]. The digital circuit can be partitioned such that only certain clocks or
clock branches are active when needed. The rest are prevented from switching and consum-
ing power. Clock elements that can be gated include clock generators, distribution, latches,
etc. This technique is applied in power hungry chips like microprocessors as well as low
power devices like microcontrollers. The overall goal in techniques like clock gating is to
reduce the combined capacitance that is being switched every clock cycle.
The move to multiple cores and multiple voltage domains has a similar underlying in-
centive: turn off portions of the circuit that do not need to be on for periods of time [74].
The movement to multiple cores has also been influenced by a shift to computational paral-
lelism. Many tasks like image processing, voice recognition, etc., that require large amounts
of computation can be effectively and efficiently broken up into smaller tasks that are run
in parallel. Graphical processing units (GPUs) are specially designed circuits that take ad-
vantage of aspects of their application to run tasks in parallel. One challenge is that there is
a limit to how much a piece of software can be run in parallel since some tasks may require
sequential processing [75]. There are alternative perspectives on the issue that paint a less
conservative picture, however [76], [77]. Either way, it appears that multi-core or many-core
(i.e., hundreds or thousands of cores) designs are part of the present and future of computing.
A logical progression from multiple cores is multiple voltage domains (sometimes referred
to as “voltage islands”) [78]. A digital circuit can be partitioned into functional blocks whose
supply voltage is independently controlled for minimal energy consumption [79]. Various
functions that are not time dependent can be performed more slowly at a lower voltage.
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Multiple voltage domains allow sections of the digital circuit to be turned off in order to
save power yet still allow for computations to proceed. Along with multiple voltage islands,
frequency scaling (or frequency islands) can be implemented. One challenge with multiple
voltage or frequency domains is that interfacing circuitry is needed in order to communicate
across these domains. Level shifters, for example, are commonly used to enable circuits with
different logic voltage levels to interact.
There are numerous other techniques that can be used to reduce energy consumption in
digital circuits. Various software-based solutions are feasible. The end goal of any technique
is to reduce one or several components of CMOS circuit power consumption modeled in
(2.13).
2.3 Photovoltaic Energy Conversion
Solar photovoltaic (PV) systems have a history spanning nearly two centuries. The photo-
voltaic effect was first observed in the mid-19th century. Numerous works have examined
it since then, and luminaries such as Heinrich Hertz and Albert Einstein have made contri-
butions to aid in its understanding. It was not until the 1950s that silicon PV cells were
developed. Since that time solar photovoltaics have been used to power devices ranging from
space satellites to calculators.
Most PV systems rely on power electronics for interfacing with PV modules. The energy
generated may be stored in batteries, sent into the electric grid, or used directly in a load. As
grid-connected systems become more popular, dc-ac inverters are increasingly in demand.
There are a number of vital functions that power converters play in PV systems. Power
converters enable a PV system to operate at the voltage and current level that will produce
the maximum amount of power. This maximum power point (MPP) is reached by correctly
setting the impedance seen at the terminals of the PV element. Safety devices, monitoring
equipment, and other added value features are often integrated into PV energy converters.
To understand more about PV systems, the following subsections include a brief overview
of PV cells and panels, methods of converting energy from PV elements, and general control
objectives in PV systems.
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2.3.1 Photovoltaic Cells
Photovoltaic (PV) cells are the basic building block of PV systems – they convert energy
from electromagnetic radiation (light) into electricity. Most PV cells are semiconductor
devices made with silicon, although various other cell types exist. Relatively simple models
can be used to describe the function of PV cells. For electrical engineers, it is useful to have
a model or an equivalent circuit that lends itself to circuit simulation programs. A common
model for PV cells is formed with a current source and a diode [80]. Mathematically, this
model is described as
IPV = ISC − Idiode = ISC − I0
(
e
qVPV
nkT − 1
)
(2.14)
where IPV is the PV current, ISC is the short circuit current (essentially the same as the light-
generated current), I0 is diode leakage current (saturation current), q is the absolute value
of electron charge (1.602176565 × 10−19 C), VPV is the PV voltage, n is the diode ideality
constant (ideally 1 but can range to 2), k is Boltzmann’s constant (1.3806488× 10−23 J/K),
and T is the temperature of the p-n junction (in degrees Kelvin). This model, shown in Fig.
2.12, is referred to as the single diode lumped parameter model. It can be simplified to
IPV = ISC − I0e
qVPV
nkT = ISC − I0e
VPV
nVt (2.15)
where Vt is the thermal voltage (approximately 26 mV at 300 K). Two resistors, a shunt
resistor and a series resistor, are often included to model various sources of loss including
fabrication effects and electrical contact resistance. Equation (2.15) can be updated to
include these parasitic resistances and is given as
IPV = ISC − I0e
(
VPV +IPV RS
nVt
)
− VPV + IPVRS
RP
(2.16)
where RS is the series resistance and RP is the shunt resistance. The series resistance is
generally very low, and the shunt resistance is usually quite high so some people chose to
neglect one or both parameters. A double diode model is sometimes used since it is more
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accurate under low light conditions [81]. More information on PV modeling can be found in
[82].
Figure 2.12: The single diode model of a PV cell including parasitic resistances.
One of the challenges in modeling PV elements is that manufacturers’ datasheets do
not include the parameters in (2.16). Instead, measured data such as open-circuit voltage,
short-circuit current, maximum power point (MPP) voltage and current, open-circuit voltage
temperature coefficient, short-circuit current temperature coefficient, and maximum output
power are given. Using equation (2.15) at the open-circuit voltage, the diode leakage current
I0 can be approximated by
I0 =
ISC
e
(
VOC
nVt
) (2.17)
where VOC is the open-circuit voltage. There are more accurate methods for extracting model
parameters from datasheet information based on solving iteratively for parasitic resistances
and the light-generated current [82]. When the PV model is complete, the current-voltage
characteristic (the I-V curve) can be plotted and compared to measured data. A set of
sample I-V curves is shown in Fig. 2.13, and several aspects are worth noting. First,
the short-circuit current (the y intercept) is primarily affected by insolation (increases with
increased light). Second, the open-circuit voltage (the x intercept) is mostly influenced by
temperature (increases with decreased temperature). These same conclusions can be drawn
by examining equation (2.14). Since power is the product of voltage and current, the area of
the largest rectangle that can be inscribed in the I-V curve represents the maximum power
that can be produced. Hence, the environmental conditions for the highest power output
from a PV system would be a cold, sunny day. The maximum power point (MPP) voltage
and current levels change throughout the day as the insolation and temperature change.
PV panels usually consist of numerous PV cells connected in a series string (e.g. 72 cells).
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Figure 2.13: A family of PV current-voltage curves.
Typical cell voltage is low (around 0.5 V) so the cells are connected together in series to
increase the overall voltage of the panel. Some panels may connect strings of cells in parallel
but this reduces output voltage and increases output current. In general, higher voltage and
lower current is desirable since less conduction loss will be incurred. However, there is an
important caveat to series strings of PV cells: cell mismatch.
A fundamental operating challenge with series strings of PV elements is mismatch in
MPP current. Cell mismatch can cause reduced power output and long-term damage if
not adequately addressed. Mismatch in cell properties can be caused by environmental
conditions such as partial shading, debris, etc., and also by inherent characteristics such as
manufacturing tolerances or varying degradation rates. When cell I-V characteristics do not
match, degraded cells can act as loads and dissipate power. For series cells, this is due to
the fact that the current flowing through each cell must be equal as in any series circuit. On
the other hand, the voltage of each element is independent. The voltage across a degraded
cell can significantly decrease or even be negative when it acts as a load. This can produce
“hotspots” that are damaging and potentially dangerous. To reduce the effect of mismatch
in series PV cells, reverse bypass diodes are commonly connected in parallel to sections of
the series string [83]. An analogous situation can occur for parallel connected PV elements
but this is usually only an issue at the PV array level. Blocking diodes can be connected in
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series to prevent any loading effects.
A unique advantage that PV panels enjoy is relatively long lifetime [11]. PV manufacturers
often give warranties of over twenty years to their customers. Since there are no moving
parts, the failure mechanisms encountered by PV panels are relatively infrequent. Modern
power electronics used in PV systems seek to match inherently long lifetimes of PV panels.
The next section describes the energy conversion devices in more detail.
2.3.2 Conventional Energy Conversion Architectures
Power electronic converters are necessary in any PV system to effectively extract energy and
to deliver it in the desired form. The processing function can take different forms depending
on the desired output. In off-grid applications, batteries are often used to store the energy
generated during the day. The role of the power converters in this case may be not only
extracting the maximum power out of the PV system but also managing the battery state of
charge. In these systems, the useful form of power is dc. Other systems that are connected to
the power grid convert the native dc of a PV system to ac. With energy pricing mechanisms
like net metering in place, the number of grid-tied PV systems has grown tremendously. As
a result, much of the development in PV power processing is focused on grid-tied systems
where the end goal is inversion of dc to ac.
There are several existing energy conversion approaches in PV systems, shown in Fig.
2.14. The conventional bulk conversion approach, shown in Fig. 2.14 (a), is a series string of
PV panels connected to a central inverter. Central inverters are generally quite efficient and
can effectively extract energy when PV panel operating points are well matched. However,
substantially reduced power output can occur when even one segment is degraded (due to
shading, damage, manufacturing tolerances, degradation, etc.) [84]. This approach also
suffers from a single point of failure. If the central inverter fails, all the energy that could
be captured from the PV panels is lost. Central inverters also tend to have a lower mean
time to failure (MTTF) with a standard warranty of 10 years [85], much less than that of
warranty of PV panels. This adds to the life-cycle cost of the PV system since the central
inverter must usually be replaced at least once.
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Figure 2.14: Existing PV power processing architectures include (a) series PV with central
inverter, (b) modular cascaded dc-dc converters with a central inverter, and (c) module
integrated inverters (microinverters).
Modular panel-by-panel architectures, shown in Fig. 2.14 (b) and (c), have been intro-
duced to overcome reduced output [14], [15]. These approaches allow each panel to operate
at its local MPP through distributed controls and enable relatively simple installation and
maintenance [86]. The dc-dc converters shown in Fig. 2.14 (b) are often called dc optimizers
or power optimizers and are usually added to a PV system that includes a central inverter.
The dc optimizers track the MPP of their respective panel and interface to the dc bus in-
put of the central inverter. Hence, a higher level of granularity in system MPP tracking is
achieved since each panel can operate at its local MPP. This approach also simplifies the
control of the central inverter and enables it to maintain a relatively fixed input voltage.
Some drawbacks of this approach include the addition of a cascaded energy conversion stage
and the dependence on the central inverter which can lower system reliability.
The panel-level inverter shown in Fig. 2.14 (c) has been introduced to overcome the chal-
lenges faced by other energy conversion architectures. This approach is commonly referred
to as a “microinverter” and, if the inverter is integrated into the PV panel, is marketed
as an “ACPV” or an ac PV panel. Microinverters offer panel-level MPP tracking, easy in-
stallation that is grid connected, and a reliable system design [87], [88]. As is well known,
inverter designs often seek to avoid electrolytic capacitors to enhance reliability [89]. How-
ever, conversion efficiency of microinverters tends to be lower than central inverters, and
the installed power electronics cost is higher than that of a single central inverter. In both
35
panel level energy conversion architectures, overall conversion efficiency may decrease and
significant cost, reliability, and complexity challenges arise when attempting to scale down
these approaches.
Partial power processing is another energy conversion approach that has attracted some
interest but is not widely used [90]. In principle, the power flow in this approach is very
similar to the power flow in an autotransformer. The trick usually is to have the output of
the converter take advantage of an existing voltage level that is not at ground. Some of the
power is processed by the converter and some goes directly to the output [91]. This improves
overall conversion efficiency which becomes dependent on the portion of the output power
that is being processed by the converter. One implementation of this approach is called
parallel power processing [92], [93].
2.3.3 Control Objectives
The primary task of the energy conversion circuits is to control the power generated by the
PV elements. Generally, the goal is to maximize the power generated by the PV system,
especially in grid-connected systems. There are a variety of methods commonly employed to
accomplish maximum power point tracking (MPPT), sometimes called peak power tracking
(PPT) [94]. If the PV elements are connected to a dc-dc converter, the duty ratio of the
switches is the control variable that is adjusted such that the PV elements are loaded with an
impedance that is at or near its MPP impedance (which is VMPP
IMPP
). If an inverter is connected
to the PV elements, the depth of modulation can be altered to track the MPP. The function
of most MPPT algorithms is to determine what the reference for the control variable should
be. A popular method of MPPT is the perturb and observe algorithm (a.k.a. hill climbing).
In this method, the control variable (the duty ratio, for example) is perturbed by a small
step in one direction, and the effect of this perturbation on output power is observed. If the
output power has increased, another step is taken in the same direction; otherwise, a step
is taken in the opposite direction. This method is very simple to implement but can get
trapped in local maxima and suffers from steady-state oscillations [95]. A similar technique
that is often used is incremental conductance [96], [97]. Ripple correlation control is a
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MPPT technique that takes advantage of inherent ripple in the power converter to perturb
the system [98], [99]. The fractional offset method sets the PV voltage or PV current to
be a fraction of either open-circuit voltage or short-circuit current, respectively [100]. This
simple approach takes advantage of the fact that the MPP is usually between 70% and 80%
of the open-circuit voltage and between 75% and 95% of the short-circuit current [101].
Another major role that power converters play is ensuring safe operation of the PV sys-
tem. Fault detection and response mechanisms are often integrated into the PV energy
conversion devices to meet safety standards. One of the major safety concerns with solar
PV installations is electrical arc faults because they can cause fires. When PV systems are
installed on or near buildings, it is also important to be able to disable the solar array in
the event of an emergency. This protects fire fighters and other emergency personnel from
potentially dangerous voltage and current levels in PV systems during operation. Arc faults
can occur for a variety of reasons including worn out insulation, environmental stress, and
poor installation. The primary faults encountered are parallel faults and series faults. Par-
allel faults occur when two different electric potentials (voltage levels) are shorted together
and are usually classified as line-line faults or line-ground faults. Series faults occur when
a conductor has degraded or has been damaged, and the series connection may not contin-
uous. The National Electric Code (NEC) establishes standards for PV systems connected
to buildings. Since 1987, section 690.5 of the NEC has required dc ground fault protection
devices to prevent fires in dwellings [102]. Section 690.6 was added in 1999 to address faults
in ac PV systems. An update to the NEC in 2011 includes requirements for detecting and
interrupting series arc faults in PV systems.
PV energy converters are also used to monitor and report system status. A challenge com-
monly faced in any large system with numerous components is operations and maintenance.
Particularly in PV arrays, information on how the system and its components are behaving
can be very useful. For example, if operators could see how the system is running in real
time, adjustments could be made to improve power output or reduce the risk of failures.
This information could also be used for analysis purposes and help to plan future PV instal-
lations. Maintenance personnel would be substantially aided by more information as well.
Repairs are simplified since the location of failed components and the potential causes of the
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failures can be reported before maintenance crews set out to fix them. Information on the
type and severity of failures, degradation, or irregularities would help maintenance person-
nel to know what issues need to be addressed immediately and what can wait for regularly
scheduled service intervals. PV modules in use today do not report any information on local
conditions. Data is collected usually by the power electronics since these devices have access
to many of the system parameters and may already be taking measurements. There may
also be a central unit that collects the data, processes it, and reports it to the installation
owner. PV installations with module level power electronics (e.g. microinverters and dc
optimizers) benefit from relatively high granularity of information since each PV module is
being monitored. This approach may not be viable in all types of installations (for example,
utility scale installations).
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CHAPTER 3
TRANSIENT RESPONSE TECHNIQUES
This chapter presents various techniques to overcome slew rate limits and prevent significant
deviation in the output voltage of a dc-dc converter during load transients. A converter can
be augmented with additional energy paths which supply or sink energy to keep output
voltage within specified limits. The augmented branches do not operate during steady-
state operation and preserve normal converter operation. A very small amount of power is
processed by augmentation paths because they only operate during large-signal transients.
Proper choices of time-domain operation of these branches can effectively null load transients.
Transients can also be mitigated and potentially eliminated by appropriate interaction be-
tween the supply and the load.
There are many applications where fast response to load transients in a dc-dc converter is
important. Microprocessors, for instance, require tightly regulated low voltage supplies that
perform in the presence of load slews that can be hundreds of A/s [5]. The rate of change in
load activity is orders of magnitude greater than the closed-loop bandwidth of conventional
voltage regulators (VRs). To overcome the limitations in VRs, a large output capacitance
is necessary to maintain a stiff voltage during load current steps. This adds cost in terms of
components and board space.
High efficiency and high performance are common objectives in the design of dc-dc con-
verters. Efficiency of dc-dc converters is often understood as an average quantity describing
bulk power at a certain load level or set of load levels. Performance refers to the ability of
a converter to respond to disturbances in the system and focuses more on transient man-
agement. Sometimes these can be competing objectives such that techniques that make
improvements in one area can negatively impact the other. For example, increasing the
inductance in a dc-dc converter may decrease current ripple and its associated power loss
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but results in slower converter dynamics.
A key element in meeting transient response requirements is moving swiftly from one
operating point to the next. For dc-dc converters this means that the inductor current and
output capacitor voltage should reach their new steady-state value as soon as possible. Since
the goal in regulated converters usually is to maintain fixed output voltage, the inductor
current is the state that must change to meet the new load demand. An ideal voltage source
would instantaneously supply the new load current while maintaining a fixed voltage. This
would require essentially an infinite bandwidth. Instead, minimum time or time optimal
response of converters has been explored [45], [46], [103], [104]. The focus is on determining
the fastest response possible given a fixed converter topology.
The load transient response of a converter is limited by several factors. When using
traditional, linear control methods (e.g. PI or PID loops), converter bandwidth must be well
below the switching frequency to avoided unwanted effects. With minimum time control,
the response reaches the physical limits of the circuit but is still constrained by slew rates
and open-loop behavior. Substantial effort is necessary to avoid inductor current limits
[47]. Some topological transient mitigation approaches have been explored, including an
auxiliary circuit [53], [54], a single shot transient suppressor [50], active filters [27], and
active clamp circuits [49]. Although these approaches can be quite effective, they either add
considerable complexity to the converter or have not been applied to achieve an optimal
transient response. Converter augmentation is a simple and effective approach to mitigating
voltage deviation due to load transients.
3.1 Converter Augmentation
To take the transient response capability of a dc-dc converter beyond the time-optimal re-
sponse, additional energy paths must augment the converter. This section presents methods
of converter augmentation for both a buck and a boost converter. The augmentation paths
are designed and controlled to improve performance by extending the effective bandwidth
of the converter controller. Augmentation paths are not intended for steady-state opera-
tion. The augmentation approaches follow the augmentation rules set up in [105]. The
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fundamental converter structure remains the same and only energy paths are added.
3.1.1 Buck Converter Augmentation
The structure of an augmented buck converter is shown in Fig. 3.1. The basic buck converter
is left unchanged - the number and configuration of switches is the same, the inductor is
not altered, no other voltage levels are introduced, etc. Two augmentation paths are added
to the buck converter. The high side augmentation path is connected between the buck
converter’s input voltage node and the output voltage node. A switch is included to control
the action of the augmentation path. The high side path acts to supply energy to the output
when needed. Similarly, the low side augmentation path is connected between the output
voltage node and ground. A switch actuates control of the low side branch. The low side
path sinks energy from the converter output when it needs to be removed.
Figure 3.1: A buck converter augmented with additional energy paths.
It has previously been shown that minimum time transient recovery of a basic buck con-
verter is achieved with one correctly timed switch action, given a fixed topology [43], [40],
[44]. For example, a buck converter under time optimal control encountering a load increase
will first turn the high side switch on and charge the inductor beyond the steady-state cur-
rent before turning off. This is necessary because the capacitor voltage dips due to loss of
charge. The capacitor is then recharged to the desired output voltage level as illustrated in
Fig. 3.2. This assumes that the voltage reference does not change during a load transient
(e.g. there is no load line regulation scheme in place). An analogous situation occurs during
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a load decrease except that the output voltage will overshoot due to excess energy supplied
to the load by the inductor.
Figure 3.2: Time-domain comparison of the transient response of the inductor current and
capacitor voltage with time optimal control and with converter augmentation.
With an augmented buck converter, a response that is faster and cleaner than the corre-
sponding minimum time response is feasible [105], [106]. The high side augmentation branch
temporarily provides extra energy during a load increase and the low side branch temporarily
diverts excess energy during a load decrease. With proper timing, this enables the inductor
current to move directly to the new steady-state value without overshoot or undershoot.
Concurrently, the capacitor voltage is kept from straying outside of an established ripple
band. For example, the area Q1 in Fig. 3.2 represents the charge that is usually removed
from a capacitor during a load increase causing the voltage to dip. With augmentation, the
high side augmentation branch delivers this charge to the output to prevent the capacitor
voltage from deviating. Since the capacitor voltage is supported at the desired level, the
inductor current does not need to overshoot to replenish charge in the capacitor and tran-
sitions directly to its new steady-state value. The same effect is seen for a load step down
except the low side augmentation branch removes excess charge to prevent the capacitor
voltage from increasing.
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In Fig. 3.3, the state trajectories of a buck converter with time optimal control and
augmentation are compared for a given load step. The converter operates with small limit
cycles in steady state before and after the load change. Under time optimal control, a looping
path takes the states from the initial limit cycle to the final limit cycle with significant
deviation of the output voltage and inductor current. With augmentation, it is possible to
make the operation follow a near-vertical path, making the transition from one operating
point to another without current overshoot or undershoot and simultaneously maintaining
the voltage within ripple limits.
Figure 3.3: State plane diagram showing inductor current and capacitor voltage
trajectories during load steps of a buck converter with (a) time optimal control and (b)
converter augmentation.
Various types of circuits can be used in the augmented branch blocks in Fig. 3.1. Pas-
sive augmentation path circuits include resistors, RC combinations, and RCD snubber-like
circuits. Active circuits such as “lossless” snubbers and energy recovery circuits can also
be implemented. For simplicity and clarity in this work, resistors are used to illustrate the
performance capabilities. As the analysis will demonstrate, when load disturbances are small
or infrequent, the impact on efficiency is quite small.
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3.1.2 Boost Converter Augmentation
Boost converters exhibit a non-minimum phase behavior that leads to various control chal-
lenges and delays load transient response. The control-to-output transfer function for a
boost converter contains a positive zero. This right-half-plane (RHP) zero limits the control
bandwidth of the boost converter. Even if non-linear controllers are used, the effect is a sub-
stantial deviation in output voltage during load transients. The root cause is fundamental
to boost converters and is not simply an artifact of small-signal modeling.
Load increases are especially challenging in boost converters and are a good example of
its non-minimum phase nature. When a load increase occurs, the output capacitor voltage
will initially dip. The inductor current needs to increase to the new steady state value to
compensate for the droop in output voltage. Another way of looking at this is the energy
stored in the inductor needs to increase. In order to accomplish this, the inductor must
disconnect from the output and be charged by the input source. This means the high side
switch is turned off, and the low side switch is turned on. This leaves only the output
capacitor to supply the load and results in the output voltage decreasing further. This can
cause challenges to control feedback design. The action taken to correctly respond to the
transient causes the error signal to increase initially.
An approach that enables the output voltage of a boost converter to remain within bounds
during transients is augmenting the boost converter topology with additional energy paths.
The augmentation paths act to sink or supply energy as needed. The goal is to overcome the
fundamental delays in boost converters. Following the augmentation guidelines established
in [105], the fundamental behavior of the boost converter is preserved. An implementation of
the proposed technique is shown in Fig. 3.4. The high side augmentation path is connected
between a voltage node higher than the output voltage and the output voltage node. The
low side augmentation path is connected between the output and ground, much like in buck
converter augmentation. The augmentation paths are controlled by switches to activate
during transients. Various augmentation path circuits are feasible just like in an augmented
buck converter. A challenge with boost converter augmentation is that an additional voltage
source is often needed for the high side augmentation path. One method of providing this
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voltage level is by having a parallel boost phase. One benefit is the parallel boost phase does
not need to be rated for the full load power but only small fraction of it.
Figure 3.4: A boost converter augmented with additional energy paths.
The operation of the augmented boost converter is similar to that of the augmented buck
converter. The high side augmentation branch provides extra energy during a load increase
and the low side branch removes excess energy during a load decrease. The inductor current
can move directly to the new steady-state value without overshoot or undershoot. At the
same time, the capacitor voltage is kept within bounds. For example, compare minimum time
control to the augmented operation for a load step increase. With minimum time control,
the output capacitor must supply all the power to the load when the inductor is charging.
This results in loss of charge and causes the output voltage to dip. On the other hand,
with augmentation the high side augmentation branch delivers this charge to the output to
prevent the capacitor voltage from deviating. Since the capacitor voltage is supported at
the desired level, the inductor current does not need to overshoot to replenish energy stored
in the capacitor and transitions directly to its new steady-state value. The same effect is
seen for a load step down except the low side augmentation branch removes excess charge
to prevent the capacitor voltage from increasing.
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3.2 Analysis of Augmentation
3.2.1 Energy-Based Control
Augmented Buck Converter
While a number of control methods are possible [106], [107], energy-based control provides
a clear method for controlling the augmentation paths and illustrates the salient features
of converter augmentation. The capacitor current in a conventional buck converter under
all operating conditions is iC = iLiout. Since the average inductor current is equal to the
load current in steady state, the average capacitor current is zero and the output voltage is
constant except for ripple. During a load transient, the capacitor must provide any difference
in current and will charge or discharge based on load step direction.
In time-optimal control, charge balance analysis for the capacitor can determine when
switching instants need to occur. This approach is appropriate for the augmented converter
since the output voltage stays essentially constant. Hence, a charge balance analysis has
the same effect as examining the energy storage elements. In an augmented converter, load
current mismatch can be supplied through an extra path, so the inductor can charge or
discharge directly to the new operating point. In the following analysis, the augmented
branch consists of one resistor that is turned on and off only once per load step. Although
multiple resistors or multiple switch actions could be used, these options are not considered
at this time to simplify analysis.
The analysis for energy-based control in response to a load step increase is straightforward.
Once the transient is detected, the high side switch (q1) in the buck converter will turn on
and remain on until the inductor current has reached the new load level (shown in Fig. 3.5).
The on-time for the high side switch during a load increase is given by
tq1 =
L∆iL
VL
=
L (iL,f − iL,i)
Vin − Vout (3.1)
where iL,i is the initial inductor current and iL,f is the final inductor current. The charge
supplied through the augmented branch during a load increase is
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(a) Circuit Diagram
(b) Converter Waveforms
Figure 3.5: Circuit diagram for augmented buck converter during a load increase is shown
in (a). The corresponding current and voltage waveforms of the converter are shown in (b).
Qhi =
1
2
∆iL∆t =
t2q1 (Vin − Vout)
2L
(3.2)
This equation can be simplified by substituting (3.1) in for tq1 to obtain
Qhi =
L (iL,f − iL,i)2
2 (Vin − Vout) (3.3)
This is the integral of the difference between iL and iout during the transition from one
operating point to the next and is equal to area Q1 in Fig. 3.5 (b). In order to prevent a dip
in the output voltage, the high side augmentation branch must supply the lacking charge
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(i.e. Qhi = Q1). The time interval for conduction in the augmented path is determined
based on the energy it must add. The branch on-time for a load increase is
thi =
Qhi
ihi
=
QhiRhi
Vin − Vout (3.4)
where Rhi is the resistance of the high side augmentation branch. This equation can be
simplified by substituting (3.3) in for Qhi in (3.4) to obtain
thi =
LRhi (iL,f − iL,i)2
2 (Vin − Vout)2
(3.5)
Notice that this allows a range of values for the augmentation resistor. No single specific
value is required to support this method. If the augmentation branch needs to be on longer
than the high side switch, the output voltage would not reach the steady-state value by the
time the inductor current reached the load current level. This indicates an upper limit on
how large the augmentation resistance can be since the augmentation branch should be on
no longer than the on-time of the high side switch (i.e. thi ≤ tq1). The most extreme case
occurs at the largest load step (∆iL,max). The resistance should therefore be
Rhi ≤ 2 (Vin − Vout)
∆iL,max
(3.6)
in order to meet all load step sizes.
The analysis for a load step down is similar to a load step up. In this case, the low side
switch will turn on and stay on until the inductor current has decreased to the load current
value (shown in Fig. 3.6). The on time of the low side switch is
tq2 =
L∆iL
VL
=
L (iL,f − iL,i)
−Vout (3.7)
For a load step down, excess energy must be removed by the low side augmentation branch
in order to prevent the output voltage from overshooting (i.e. Qlow = Q1). The charge to
be removed during a load decrease is the integral of the difference between the load current
and the inductor current which is
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(a) Circuit Diagram
(b) Converter Waveforms
Figure 3.6: Circuit diagram for augmented buck converter during a load decrease is shown
in (a). The corresponding current and voltage waveforms of the converter are shown in (b).
Qlow =
1
2
∆iL∆t =
t2q2 (−Vout)
2L
=
L (iL,f − iL,i)2
2 (−Vout) (3.8)
Based on the charge that must be removed, the augmentation branch on-time is
tlow =
Qlow
−ilow =
QlowRlow
−Vout =
LRlow (iL,f − iL,i)2
2 (−Vout)2
(3.9)
Similar to the high side augmentation resistance, there is a maximum value of resistance
based on the largest load step size. This is given by
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Rlow ≤ 2 (−Vout)
∆iL,max
(3.10)
Augmented Boost Converter
An energy-based analysis can be used to explain the operation of augmented boost convert-
ers. In a boost converter the capacitor current is
iC = q2(t)iLiout (3.11)
where iC is the capacitor current, iL is the inductor current, q2(t) is the switching function
of the high side switch, and iout is the load current. The average capacitor current is zero
during steady state and the average output voltage at the load is constant. During load
transients, the average capacitor current is not zero, causing the output voltage to deviate.
Based on load step direction, the capacitor will either charge or discharge.
The response of the augmented boost converter to a load step up can be analyzed in
basically the same way as the augmented buck converter. When the load increases in a
boost converter, the inductor current needs to move to a higher steady-state value of current.
Essentially, the energy stored in the inductor needs to increase. To increase the inductor
current, the high side switch q2 in the boost converter is turned off and low side switch q1
is turned on. Switch q2 will remain off and q1 will remain on until the inductor reaches a
new steady-state value (shown in Fig. 3.7). The on-time of switch q1 during a load step-up
is given by
tq1 =
L∆iL
Vin
=
L(iL,f − iL,i)
Vin
(3.12)
where L is the inductance, Vin is the input voltage, iL,f is the final inductor current, and iL,i
is the initial inductor current. Since the final inductor current is not directly measurable or
known (unlike in the case of the buck converter where the average inductor current and load
current are equal), the final inductor current can be approximated by using the duty ratio
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of the low side switch D1 and the load current. Equation (3.12) can be rewritten as
tq1 =
L∆iL
Vin
=
L ((1−D1)iload − iL,i)
Vin
(3.13)
(a) Circuit Diagram (b) Converter Waveforms
Figure 3.7: Circuit diagram for augmented boost converter during a load increase is shown
in (a). The corresponding current and voltage waveforms of the converter are shown in (b).
To keep the output voltage constant, the area Qhi must be equal to the area Q1 in Fig.
3.7 (b). This prevents a large dip in the output voltage since the augmentation branch is
supplying energy that would otherwise come from the capacitor. The charge supplied by the
augmented circuit during a load step up is
Qhi = iloadtq1 =
iloadL ((1−D1)iload − iL,i)
Vin
(3.14)
The conduction time for the high-side augmentation branch depends upon how much energy
is being consumed by the load while the inductor is being charged. To simplify the anal-
ysis the augmentation boost converter’s capacitor voltage (Vhi) is assumed to be constant.
Therefore, the augmented branch on time is given by
thi =
Qhi
ihi
=
iloadL ((1−D1)iload − iL,i)Rhi
Vin(Vhi − Vout) (3.15)
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where Rhi is the resistance of the high-side augmentation circuit. From (3.15), it is observed
that augmentation resistor (Rhi) can attain a range of values. No single value is required to
support this method. The time required for the inductor current to reach the new operating
point should be greater than the augmentation switch on time. Thus, the augmentation
switch on-time should be no longer than the low-side switch on time (i.e. thi ≤ tq1). This
indicates an upper limit for the augmentation resistance and is given by
Rhi ≤ Vhi − Vout
iload,max
(3.16)
The analysis for a load decrease is analogous to a load increase. When the load decreases
in a boost converter, the inductor current needs to decrease to the new steady-state value.
To decrease the inductor current, switch q2 in the boost converter is turned on and switch
q1 is turned off. Switch q2 will remain on and q1 will remain off until the inductor reaches
a new steady-state value (shown in Fig. 3.8). The on-time of q2 during a load step-down is
given by
tq2 =
L(iL,f − iL,i)
(Vin − Vout) =
L((1−D1)iload − iL,i)
(Vin − Vout) (3.17)
For a load current decrease, excess energy must be removed by the low-side augmentation
branch to prevent the output voltage from overshooting. For this operation, the augmenta-
tion branch acts as a sink and removes extra energy. The charge removed by the low-side
augmentation branch is equal to the integral of the difference between the load current and
the inductor current (i.e., Qlow = Q1), is given by
Qlow = (iL,i − iload)tq2 − ∆iLtq2
2
=
L((1−D1)iload − iL,i)
(Vin − Vout)
(
iL,i − (3−D1)iload
2
)
(3.18)
Based on the charge in (3.18), the on time for the low-side augmentation branch is
tlow =
Qlow
ilow
=
QlowRlow
Vout
(3.19)
Similar to the high-side augmentation circuit, the low-side augmentation resistor can attain
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(a) Circuit Diagram (b) Converter Waveforms
Figure 3.8: Circuit diagram for augmented boost converter during a load decrease is shown
in (a). The corresponding current and voltage waveforms of the converter are shown in (b).
a range of values as long as tlow ≤ tq2. The resistance has an upper limit which is given by
Rlow ≤ 2Vout
iL,i − (3−D1)iload (3.20)
3.2.2 Efficiency Analysis
A variety of circuits could be implemented in the augmentation paths. Although energy re-
covery circuits could have been employed in this research, a resistor has been used to simplify
analysis and implementation. Since resistors are lossy elements, the converter efficiency is
expected to decrease, but the question is by how much. As the following analysis indicates,
it primarily depends on the size and frequency of load steps.
Augmented Buck Converter Power Loss
If an augmentation branch was on continuously, the power consumed would be V
2
R
. However,
because the augmentation branches only turn on during large-signal transients, the power
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loss is considerably less and is also load step dependent. For the high side branch, the power
loss for a given step size would be
Phi =
thifup (Vin − Vout)2
Rhi
=
L (iL,f − iL,i)2 fup
2
(3.21)
where fup is the number of load steps-up per second. This result is found by substituting
(3.5) in for thi and simplifying. The low side branch’s power loss can be represented as
Plow =
tlowfdown (−Vout)2
Rlow
=
L (iL,f − iL,i)2 fdown
2
(3.22)
where fdown is the number of load steps-down down per second. This result is found by
substituting (3.9) in for tlow. As can be seen in (3.21) and (3.22), the power loss is only related
to the load step size (iL,f − iL,i) and the frequency of load steps given a fixed inductance.
The total power loss in the augmentation branches of the converter would therefore be
Pavg =
L (iL,f − iL,i)2 (fup + fdown)
2
(3.23)
The energy consumed in an augmentation branch during a load step is obtained by re-
moving the frequency term in (3.21), (3.22), or (3.23) and is
Wavg =
L (iL,f − iL,i)2
2
(3.24)
This demonstrates that the energy consumed in either augmentation branch is dependent
solely on the size of the load step given a fixed inductance. It also indicates that the energy
loss will increase exponentially as the load step size is increased (shown in Fig. 3.9 based
with 1 µH inductor).
To add meaning to the equations listed above, consider a 5 V input, 1 V output buck
converter with a 1 µH inductor. The converter provides 100 W at full load and encounters
500, 60 A load steps (i.e. 60 percent of full load) every second. If the converter is augmented
with a resistive path, the power loss due to augmentation will be less than 1 W (shown in
Fig. 3.10). This means that the total converter efficiency will decrease less than 1 percentage
point.
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Figure 3.9: Energy loss in an augmentation branch increases exponentially as the size of
load steps increases.
Augmentation Branch Resistor Selection
One might conclude from the first part of equations (3.21) and (3.22) that to minimize the
power loss in the augmentation branch, the augmentation resistance (Rhi or Rlow) should be
as large as possible since it appears in the denominator. However, increasing the augmenta-
tion resistance causes the on-time (thi or tlow) to increase as well. In fact, since the resistance
and branch on-time are directly proportional (see (3.5) and (3.9)), any gain achieved by in-
creasing the resistance is negated by increased on-time. As a result the power loss in a
resistive augmentation branch is independent of its resistance as is seen in (3.21) and (3.22).
An augmentation resistance near the maximum allowable value may still be desirable.
When lower values of resistance are used, more current will flow in the augmentation branch
for shorter periods of time. This results in comparably large fluctuations in the output
voltage in many situations. Since the load steps may vary considerably in size for many ap-
plications, it is difficult to determine an optimal resistance. The minimum voltage deviation
depends on the load step profile.
To overcome the challenge of meeting a range of load steps, a range of augmentation
resistance may be desirable. The analysis so far has focused on determining augmentation
on-time given a fixed path resistance. Another degree of freedom would be introduced if a
variable resistance was implemented. This is one reason that a bank of parallel resistors has
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Figure 3.10: Power loss in the augmented branches increases linearly as the frequency of
load steps increases.
been previously suggested [107]. In some applications, the resistance needed in the augmen-
tation path is low enough that the on-state resistance of a MOSFET would suffice. If the
gate to source voltage of the MOSFET were controlled, the resistance of the augmentation
path could be varied online.
Augmented Boost Converter Power Loss
The power loss analysis for the augmented boost converter is quite similar to the augmented
buck converter. As before, the augmentation branch power loss would be V
2
R
if it were on
continuously. However, because the augmentation branches are activated only during load
steps, the loss at the augmentation branches would primarily occur during load steps. There
is some power overhead associated with the parallel boost converter that is not considered
in this analysis. Focusing just on the high-side augmentation branch, the power loss for a
given step size would be given by
Phi =
(Vhi − Vout)2
Rhi
thifup =
iloadL ((1−D1)iload − iL,i) (Vhi − Vout)
Vin
fup (3.25)
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where fup is the number of load steps-up per second. This result is found by substituting
(3.15) in for thi and simplifying. The low side branch’s power loss can be represented as
Plow =
V 2out
Rlow
tlowfdown (3.26)
where fdown is the number of load steps-down down per second. The expression for tlow
can be substituted into the equation to remove its dependence on Rlow. Hence, the power
loss is independent of Rhi and Rlow. The total power loss in the augmentation branches
of the converter would therefore be the sum of Phi and Plow. The energy consumed in an
augmentation branch during a load step is obtained by removing the frequency term in (3.25)
and (3.26).
3.3 Experimental Results
To validate the proposed methods of converter augmentation, both an augmented buck con-
verter and an augmented boost converter were designed, built, and tested. The converters
were laid out in Eagle, a printed circuit board (PCB) software, and manufactured by Ad-
vanced Circuits. Discrete components were selected, ordered, and mounted on to the PCB
prototypes. A Kenwood bench power supply provided input power for each converter, and
thick film resistors acted as the load. An Altera FPGA was used to control the convert-
ers and the load switches. The results of experimental tests are described in this section.
Further details about the augmented converters can be found in the appendix.
3.3.1 Augmented Buck Converter
To demonstrate the relative performance benefits of converter augmentation, a 12 V input,
5 V output, 25 W augmented buck converter was built and tested. A picture of one of the
hardware prototypes is shown in Fig. 3.11. The converter switches at 100 kHz and includes
a 100 µH inductor and 250 µF output capacitance. In Fig. 3.12 and 3.13, the converter
response to 60 percent load steps is shown, and the advantages of converter augmentation
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over minimum time control are highlighted. Both controllers are provided with load step
size and timing information.
Figure 3.11: Photograph of one of the augmented buck converter hardware prototypes.
In Fig. 3.12, the response of the buck converter under “minimum time control” [45] and
with augmentation are compared for a load step increase. With minimum time control, the
time taken by the buck converter to reach the new operating point is 110 µs (shown in Fig.
3.12 (a)). The output voltage undershoots by 200 mV in the process. On the other hand,
when the high side augmentation path is used in response to the same load step, the response
time is 55 µs, and the voltage deviation is 75 mV (shown in Fig. 3.12 (b)). That means that
the augmented converter responds to the same transient in half the “minimum” time with
less than half of the output voltage deviation. In fact, the output voltage increases for the
augmented converter, a counter-intuitive result.
The experimental results of the buck converter response to a load step decrease are shown
in Fig. 3.13. The time to reach the new operating point with time-optimal control is 125
µs, and the voltage overshoots by 300 mV. With an augmented converter, the steady state
is reached in 60 µs with an output voltage overshoot of 75 mV. For the load step down
examined, the augmented converter reached the steady state in less than half the time of
the converter with time-optimal control and with one quarter of the voltage overshoot.
The state trajectories of the converter undergoing load steps are shown in Fig. 3.14. This
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(a) Time Optimal Response (b) Augmented Converter Response
Figure 3.12: The time optimal response of the buck converter is shown for a 60 percent
load step up in (a). The converter response with augmentation is shown in (b).
(a) Time Optimal Response (b) Augmented Converter Response
Figure 3.13: The time optimal response of the buck converter is shown for a 60 percent
load step down in (a). The converter response with augmentation is shown in (b).
figure highlights the differences between the two methods. With minimum time control,
there is four times more peak-to-peak voltage deviation than with converter augmentation.
The current overshoot due to a load step up is also significant. In this case, it was around
half of the load step size (1.5 A). With an augmented converter, current overshoot is avoided
which prevents the converter from exceeding current limits. The state plane diagram shown
in Fig. 3.14 (b) reveals a source profile that nears an ideal voltage source.
The experimental results show clearly what mathematical analysis already described. Us-
ing equations (3.1) and (3.7) and parameters from the experimental prototype, the time to
transition from one operating point to the next can be calculated. The response time with
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(a) Time Optimal Response (b) Augmented Converter Response
Figure 3.14: State trajectories of the buck converter with (a) time optimal control and (b)
converter augmentation.
augmentation is calculated to be 50 µs for a load step up and 60 µs for a load step down.
Experimental results are within 10 percent of the calculated values. The power loss due
to resistive augmentation branches was measured and compared to theoretical values. The
results, shown in Fig. 3.15, demonstrate that measured loss is consistent with analysis. For
lower frequency load steps, the power loss due to augmentation was so small relative to other
losses it was difficult to accurately measure.
Figure 3.15: Comparison of measured power loss due to resistive augmentation branch and
theoretical power loss for various load step frequencies.
These results demonstrate that a buck converter augmented with additional energy paths
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exhibits near null response to load transients. These paths overcome slew rate limits and
support a response that is faster than minimum time control of a conventional converter.
An energy-based method was explored for controlling the converter switches when resistive
augmentation paths are utilized. An efficiency analysis shows that the power dissipated is
independent of the resistance of the augmentation path. Instead, the power loss depends on
the load step size and the frequency of load steps. Experimental results are shown to be in
line with analytical solutions.
3.3.2 Augmented Boost Converter
A 5 V input, 12 V output, 50 W augmented boost converter was built and tested to demon-
strate the capabilities of converter augmentation. The main converter switches at 100 kHz
and includes a 22 µH inductor and 53.4 µF output capacitance. The parallel boost converter
phase for augmented operation has a 33 µH inductor and 320 µF output capacitance. The
parallel boost phase is controlled to have an output voltage that is higher than the output
voltage of the main boost converter. Some initial simulation and experimental results are
presented in [108] and [109].
The minimum-time response of the boost converter to 50 percent load steps is shown in
Fig. 3.16. In Fig. 3.16 (a) the boost converter response to a load step increase shows a large
undershoot in the output voltage (about 3 V) and a large overshoot in the inductor current
(over 3 A). The load voltage dips to such an extent that the load current has a noticeable
dip as well. The minimum-time response to a load step decrease, shown in Fig. 3.16 (b)
exhibits an output voltage overshoot of 1.8 V and an inductor undershoot of almost 4 A.
Both controllers are provided with load step size and timing information.
The same load steps were tested on the augmented boost converter. The results are shown
in Fig. 3.17. The augmented converter response to a 50 percent load step up displays no
dip in output voltage and no inductor current overshoot, as shown in Fig. 3.17 (a). Steady
state is reached in approximately 30 µs as opposed to 65 µs with “minimum-time” control.
The augmented response to a load step down, shown in Fig. 3.17 (b), demonstrates similar
results. There is no voltage overshoot and no inductor current undershoot.
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(a) Load Step Increase (b) Load Step Decrease
Figure 3.16: The time-optimal response of a conventional boost converter is shown for (a)
a load step increase and (b) a load step decrease.
(a) Load Step Increase (b) Load Step Decrease
Figure 3.17: The response of the augmented boost converter is shown for (a) a load step
increase and (b) a load step decrease.
The state trajectories of the boost converter undergoing load steps are shown in Fig.
3.18. This figure highlights the differences between the two methods. With minimum time
control, there is 4.8 V of peak-to-peak voltage deviation as compared to no voltage overshoot
or undershoot with converter augmentation. The current overshoot due to a load step up is
also significant with minimum time control. In this case, it was almost half of the load step
size (3 A). With an augmented converter, current overshoot is avoided which prevents the
converter from exceeding current limits. The state plane diagram shown in Fig. 3.18 (b)
reveals a source profile that nears an ideal voltage source.
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(a) Time Optimal Response (b) Augmented Converter Response
Figure 3.18: State trajectories of the boost converter with (a) time optimal control and (b)
converter augmentation.
3.3.3 Implementation Issues
Much of the analysis presented on converter augmentation assumes somewhat ideal condi-
tions and does not reflect all the issues that should be considered during implementation.
These issues include load step detection and sensing delays, the extra voltage level used in
boost converter augmentation, and situations that lend themselves to augmentation.
One of the issues is detecting large-signal load transients. This is an open problem and
remains a challenge no matter what nonlinear control method is used. Various methods
have been proposed; the most common approach is to sense the output voltage and see if
it crosses a certain threshold. Another approach is to sense the output capacitor current
or the load current. This generally requires a resistive element (either a discrete resistor
or a PCB trace) whose voltage is monitored. The derivative of the output voltage could
also be monitored, but this may require filtering to accurately detect transients. Monitoring
the output capacitor current emulates this. A related concern is the delay introduced by
load transient detection. For example, if the output voltage is monitored, precious time is
wasted by waiting for the voltage to deviate past a certain bound. Even after the transient
is detected, there may be delays in the controller as it decides what action to take. Finally,
taking action takes time as switch commutations are not instantaneous. These added delays
limit the bandwidth of the controller and negatively impact its ability to effectively respond
to transients. In this work on converter augmentation, information about load step timing
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and size was provided to the controller for simplicity.
The approach to augmenting a boost converter presented in this work utilized a voltage
source that was higher than the output voltage. This was created in hardware with another
boost converter phase. Another phase may not be desirable and begs the question as to
why not have the extra boost phase activate during a transient. Although that is a feasible
solution, it does not overcome the fundamental nonminimum phase nature of a boost con-
verter. The parallel phase would also have some delay even if its inductance was much less
than the main phase. An alternative approach may be to have a small switched capacitor
converter that can quickly change its configuration to provide this higher voltage source for
a short period of time. The delay in that case would be the switch commutations which are
relatively short. Another perspective is to apply this work to other nonminimum phase con-
verters that would not require an additional voltage source. A good candidate would be the
buck-boost converter. It is nonminimum phase, and because its output voltage is negative,
it would not require an additional voltage source. The input source could be used as in the
augmented buck converter. While on an academic level this may be an interesting exercise,
an appropriate application for this high-performance buck-boost converter may need to be
found.
Some applications may lend themselves particularly well to converter augmentation. As
previously mentioned, microprocessor voltage regulators may be one application. The load
step down situation is particularly challenging in this application because the slew rate of
the inductor is about ten times less when the low side switch is on than when the high side
switch is on. Even if augmentation is only used on the low side to respond to large load
decreases, the converter performance may improve to a level that enables a reduced output
capacitance, a common goal in this application.
3.4 Supply-Load Interaction
Power supplies and microprocessors are generally designed and operated as separate systems.
Power supply designers are given a list of requirements and expectations by microprocessor
manufacturers [5]. The limited interaction that does occur between the two systems during
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operation consists primarily of status indicators and steady-state reference signals (e.g.,
voltage identification, or VID).
Many of the challenges facing microprocessor power supplies could be mitigated with
more interaction between the microprocessor and the power supply. Not only could there
be improvements to performance but also energy efficiency, reliability, and cost. The micro-
processor may also benefit from additional information from the power supply. Some of the
following ideas were presented in [110].
3.4.1 Load Informs Supply
Loads with some intelligence or computational ability like microprocessors could provide
information to the power supply, as suggested in Fig. 3.19, to improve performance and
efficiency. For example, if the microprocessor could provide advance notice of the load
step size, direction, or timing, the power supply could respond more swiftly and accurately.
In fact, including even one of these pieces of information has the potential to substantially
improve the transient response. The sensing and computation delay in a nonlinear controller
would be removed and action could be taken. This would lead to reduced overshoot or
undershoot in the supply voltage. Voltage overshoot is especially difficult to manage since the
voltage across the inductor in a buck converter with the low side switch on is approximately
equal to the output voltage. When the high side switch is activated, the voltage across the
inductor is the difference between the input voltage and the output voltage. This means
that the slew rate of the inductor during a load decrease can be an order of magnitude slower
than during a load increase.
Figure 3.19: The microprocessor can inform the power supply when a load step will occur
and how large the transient will be.
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While the physical limits of transient response are reached for a fixed topology buck con-
verter with minimum time control, it is possible to have even better performance. Converter
augmentation has been shown to nearly nullify load transients through adding extra energy
paths [105], [106], [107], [111], [112]. The augmentation paths will either supply energy
during a load increase or sink energy during a load decrease by contributing the difference
between the load current and inductor current. Although the components used in augmen-
tation can be simple, it can be difficult to implement because of sensing and computational
delays. If the microprocessor provided the load step information, converter augmentation
would be simplified. Furthermore, the inductor energy could be altered in anticipation of a
load step if advance information is provided. This would support a load feedforward effect
that enables the power supply to proactively limit the voltage deviation due to load tran-
sients. While a feedforward approach has been suggested previously [113], it has relied upon
additional sensing circuitry to reconstruct load current estimates.
Voltage regulators often use load-line regulation to allow more voltage swing headroom
for responding to load steps. At light loads the voltage is maintained near the top of the
acceptable voltage band, and it is maintained near the bottom of the band at heavy loads.
This enables full utilization of the voltage band during a transient. Alternatively, if the
transient response was improved to the point that this headroom were no longer necessary,
the steady-state voltage could remain near the bottom of the voltage band at all times. This
might accommodate lowering the voltage by about 100 mV at light loads which could reduce
microprocessor power consumption by about 10%, based on average 50% loading.
3.4.2 Supply Directs Load
Generally the power supply must regulate to a given reference and support the microproces-
sor load. For the most part, the microprocessor takes the supply for granted and operates
with little consideration of power supply conditions. This paradigm could be reversed such
that the microprocessor would throttle its activity based on operating conditions of the
power supply (illustrated in Fig. 3.20). The microprocessor could match its activity to the
current supplied and, in effect, regulate its own voltage. The microprocessor could request
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changes in the current supplied. This applies primarily when the microprocessor wants to
change its computational load. The microprocessor could also adjust the ramp rate of its
computational load based on the slew rate of the power supply. The objective would be to
match slew rates so that there would be no deviation in the supply voltage (Vdd).
Figure 3.20: The power supply could control the computational activity of the
microprocessor.
With rate limits, computational ability would be limited for short intervals, but there
would be improvements in the power supply’s efficiency and voltage regulation. Since the
slew rate of the microprocessor is orders of magnitude greater than the power supply, it is
capable of matching the power slew rate. One challenge with this approach would be during
a load decrease. The microprocessor would likely need to know ahead of time when a set of
calculations is likely to complete so that it can gradually decrease its computational activity
instead of ending abruptly. The microprocessor would signal the power supply that the load
is decreasing and then track the power supply’s rate of decrease in output current. There
are likely to be system benefits, given the potential reduction in parts count and cost. Since
supply voltage overshoots and undershoots can be moderated with this approach, fewer bulk
capacitors would be required. This would lead to improvements in reliability.
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CHAPTER 4
DIFFERENTIAL POWER PROCESSING
Differential power processing is described and analyzed in this chapter. Series-connected
dc voltage domains are the main context for differential power processing and are explored
further. Various differential power processing architectures are introduced and analyzed.
The general control objectives and challenges are also discussed.
The overall goal of differential power processing is to avoid energy conversion when possi-
ble. If energy conversion is avoided, the energy losses associated with energy conversion are
reduced or eliminated. Other system-level benefits such as improved performance and relia-
bility can also be obtained. In many applications energy is processed only once by a central
converter. Differential power processing focuses on correcting relatively small mismatches
in the system elements. Instead of processing the entire system power, only differences are
processed. This paradigm can effectively meet local objectives without requiring an added
cascaded conversion stage for each element.
The term “differential” used to describe differential power processing may not be intuitive
to some. The term can have another meaning or emphasis depending on the context. Many
applications in electrical engineering are differential and described as such. For example,
differential amplifiers are frequently used to amplify a signal that is the difference between
two voltage nodes. The voltage common to both nodes (the dc component or common-
mode voltage) is not amplified but is attenuated. Differential signaling is commonly used
in high speed data buses. A complementary pair of signals, often called a “differential
pair,” transmit the same bit of data but with opposite polarity. The receiver examines the
difference in the voltage between the two lines, which provides twice the noise immunity of a
single-ended system. Hence, the term “differential” often refers to the difference of voltages
in electrical systems. At first, this may appear to directly apply to series-connected voltage
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domains as well because the differential voltage of each domain is what needs to be regulated.
Differential power processing is not focused entirely on voltage differences but also on power
(or current) differences, however. Perhaps a more intuitive analogy for differential power
processing is the mechanical differential in vehicles.
A differential is a mechanical device installed in vehicle power trains to allow the driving
wheels to rotate at unequal speeds. Without a differential, the speed of rotation of the driving
wheels is the same. This may not be a problem when driving straight, as shown in Fig. 4.1
(a), because the wheels rotate at the same angular velocity (i.e., ωRW = ωLW ). A problem
arises when a turn is made. The driving wheels need to rotate at different speeds since they
cover different distances. A differential allows the wheels to rotate at different speeds without
the need of a separate drive train for each wheel, as shown in Fig. 4.1 (b). This metaphor
applies quite well to differential power processing in electrical engineering. Independent
operating conditions are obtained without an additional power processing device for each
element in the system. Differential converters enable each element to operate with the local
voltage and current desired without processing all the power of that element.
(a) Straight ahead (b) Left turn
Figure 4.1: The differential in a vehicle enables the tires to rotate at different speeds. Tires
rotate at the same speed when (a) going straight ahead but at different speeds when (b)
making a turn.
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4.1 Series-Connected Voltage Domains
Numerous existing systems consist of elements connected in series often with the intended
purpose of having a relatively high combined voltage. Battery packs have a number of battery
cells connected in a series string. The nominal pack voltage depends on the application and
can range from a few volts to several hundred volts. Solar PV panels have many PV cells
strung together; PV panels are also commonly connected together in series in PV systems.
Series circuit elements must conduct the same current. This fundamental property can
be derived from Kirchhoff’s current law (KCL) which states that the sum of currents at
any node equals zero. Because there are no alternate paths in a series circuit, the current
flowing into a node must equal the current flowing out of that node. This simple property
has important consequences. Elements of a series circuit may operate at sub-optimal or even
potentially hazardous conditions because they are forced to conduct a certain current. An
example of this is hot-spots in series PV cells. A related consequence is that the impedance
characteristic of each series element sets the voltage across it. Resistive voltage divider
circuits are a typical example of this property. All series circuit elements have independent
voltage levels but only one current level.
An overview diagram for differential power processing of series-connected voltage domains
is shown in Fig. 4.2. Differential power converters interact with the intermediate voltage
nodes of the series elements to enable each element to operate at independent voltage and
current levels. Differential converters can be designed with limited power ratings when vari-
ation in current levels are modest. Most of the power goes directly through each domain
in the series string; only small differences in current are processed by differential convert-
ers. The elements in the series string can be sources (e.g., PV cells or PV panels), loads
(e.g., integrated circuits), or both (e.g. battery cells that can supply or sink energy). A
central converter may be needed to process the overall power depending on the application
requirements.
The design of a system employing differential power processing is highly influenced by
the characteristics of the series elements. If the series elements are homogeneous, relatively
simple circuits can be used to attain desired operating conditions. If, on the other hand, a
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Figure 4.2: Differential power processing in series-connected voltage domains. Differential
converters regulate intermediate nodes by providing the difference in current.
lot of variation exists between the series elements, other power processing approaches may
be more appropriate.
4.1.1 Homogeneous Elements
The equal current constraint of series circuits is not problematic when elements are well
matched. Elements can work together without additional power processing. Control can
be actuated at higher levels instead of control mechanisms for each element. The combined
elements can be viewed in more simplified terms that aggregate the characteristics of each
element. However, because elements may not naturally match, a binning process is often
used by manufacturers to reduce variation among elements.
Manufacturers regularly use a binning process that tests and sorts components based on
their characteristics. This technique not only can increase yield but also enables devices to
be constructed from fairly well matched components. For instance, PV panel manufactur-
ers can select PV cells with nearly the same maximum power point condition and package
them together to form a panel that performs well. One drawback of binning is that the
testing and sorting process takes time and money. Although some amount of testing may
still be necessary for manufactured components, relaxing the binning process to allow more
unmatched components can be advantageous. Another challenge with the binning process
71
is that components are generally tested and sorted once right after being built. Long term
degradation rates, damage, and operating conditions may not be consistent for each com-
ponent, and variation can grow as the system ages. The components may initially be well
matched but may diverge over time.
Homogeneous elements are comparably easy to manage. If the desired voltage level of each
series load domain is the same and the effective impedance of each domain is well matched,
little effort needs to be taken to regulate the voltage. This situation is depicted in Fig. 4.3.
The voltage of each domain is set by the impedance of each element.
Figure 4.3: The voltage across series elements is determined by each elements’ effective
impedance if no additional regulation circuits are included.
Homogeneous elements have regulation needs similar to charge balancing in batteries
[114], [115]. As such, existing circuits and control techniques for equalization could be used
in these systems. Equalization seeks to regulate each domain at the same voltage level when
impedance levels are not matched. Passive regulation schemes using switched capacitor
converters or buck-boost converters running open loop at 50% duty ratio may be sufficient
in these cases.
4.1.2 Heterogeneous Elements
Heterogeneous elements require more flexibility and control on the part of the power conver-
sion system. When voltage and current levels of each domain are unmatched, equalization
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strategies used in battery balancing may be insufficient. Power converters must be able to
efficiently and effectively provide the required current at various voltage and current levels.
Conventional approaches to power processing of heterogeneous elements require an added
cascaded conversion stage for each element, as shown in Fig. 4.4. Differential power pro-
cessing enables heterogeneous elements to operate under independent conditions while only
processing the current difference. Fundamentally, differential converters act as controllable
current sources to supply or sink current as needed. Since the differential converters are not
processing the total power of each element, less conversion loss is incurred as compared to
conventional cascaded approaches which must processes the entire power of all elements over
all conditions.
Figure 4.4: Heterogeneous loads require a separate cascaded converter with conventional
techniques.
4.1.3 Related Work
Research in battery balancing, digital circuits, and solar PV energy conversion has implied
differential power processing but not fully articulated it. Battery balancing circuit topologies
[114], [115] may be applicable to other applications, but the design and control objectives
are not entirely the same. This is especially true in systems where the elements are het-
erogeneous. Digital circuit designers have noticed the potential of series-connected voltage
domains. While the basic concept of series connection has been discussed in the context of
digital circuits [116]–[120], small systems with just two or three modules, often using stacked
linear regulators, have been proposed so far. The power supply noise reduction and low volt-
age operation benefits of multi-story power delivery have also been highlighted previously
[118], [119].
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With linear regulators, significant system-level power loss occurs when a current mismatch
exists. The approach presented in [117] requires the main supply current to be equal to the
largest current in any of the series load domains. Load current mismatches are managed by
diverting excess current around lower current elements in a lossy manner. This action may
not cause significant power loss if the load currents are closely matched. However, when
there is mismatch, the efficiency penalty is extreme. If there are n series elements each
with voltage V , an increase in the current of one domain by ∆I above the rest results in an
increase in its power consumption by
∆Pout = V∆I (4.1)
At the same time, the input power to the system increases by
∆Pin = ∆I
n∑
i=1
V = ∆IV n (4.2)
Hence, for a small increase in load power, a large increase in input power can occur. System
efficiency degrades by a factor of
∆Pout
∆Pin
=
∆IV
∆IV n
=
1
n
(4.3)
Linear regulators do not scale well to a large number of series elements and are not suitable
for heterogeneous loads as substantial power loss will occur.
A few papers in the power electronics community have been published that are related
to differential power processing. The “stacked power system” seeks to obtain a low supply
voltage from the difference of higher supply voltages [121], [122]. Isolated converter modules
are required in this approach. Several solar energy conversion papers have also discussed
methods that enable maximum power point operation without processing all the PV power.
These techniques include parallel power conversion [92], [93], [123], a generation control cir-
cuit [124], [125], returned energy current converters [126], [127], bypass converters [128], and
current diverters [129]–[131]. Many of these approaches rely on centralized controllers, do
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not fully address the current mismatch problem, or have somewhat complicated arrange-
ments requiring extra converters or higher component ratings. In [124], a unique switching
scheme allows a reduced number of switches to be used, but a centralized controller is neces-
sary. Local control is an advantage of the approach used in [128], but an isolated converter
that completes the “shuﬄing loop” is suggested. Differential power processing provides a
complete description of the fundamental challenges and presents solutions that can allow for
local control that meets system-level objectives.
4.2 Differential System Architectures
Differential power processing systems can take the form of several main architectures. The
element-to-element architecture uses local converters that interact with neighboring voltage
nodes. In the bus-to-element architecture, power is transferred between the main bus and
elements in the series string. Several other architectures can be derived from these two
main architectures. Various converter topologies are feasible but some architectures require
isolated converters.
Fundamentally, a controllable current source is needed to regulate the local voltage at
the node between adjacent series elements. The current source would provide the difference
between the previous element current and the next element current, as seen in Fig. 4.5 (a).
The steady-state current provided by the ith local differential converter is
IDC,i = Ii − Ii+1 (4.4)
where Ii is the current of the i
th element (load in this case). If the steady-state currents of two
adjacent elements match (i.e., are equal), no current needs to be provided by the differential
converter. If there is a mismatch, the differential converter provides only the difference in
current. This is a tremendous potential benefit because under most operating conditions the
differential converters process only a fraction of the total power. Bulk power is processed by
a single central converter at the relatively high total series voltage. Differential converters
can also act to bypass current as needed to maintain a well regulated local voltage, as shown
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in Fig. 4.5 (b).
(a) Single-ended (b) Bypass
Figure 4.5: Differential power converters act as controllable current sources to regulate
intermediate voltage nodes. The controllable current sources can be (a) single-ended or (b)
bypass.
Many converter topologies can function as differential converters, motivated in part by
circuits developed for battery balancing in series strings [114], [115]. The converters can
be on-chip or off-chip, isolated or non-isolated, inductive or capacitive. For simplicity and
flexibility, this research begins with a buck-boost switching configuration similar to [114].
The focus is on the overall conversion architecture rather than the local converter topology
or implementation. It is important to note that if there are n elements, only n−1 differential
converters are needed to provide complete voltage control, as depicted in Fig. 4.5 (a). The
top voltage domain is regulated by the central converter (i.e., it is the nth control actuator).
If n differential converters are employed, as shown in Fig. 4.5 (b), the control system has an
extra degree of freedom allowing it to minimize the current that is processed. The following
subsections introduce several differential power processing architectures.
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4.2.1 Element-to-Element Architecture
The element-to-element architecture focuses on local converters that transfer energy be-
tween neighboring nodes. This architecture is shown in Fig. 4.6 with differential converters
employing a buck-boost topology. The advantage of this approach is that the differential
converters can be locally controlled and component ratings can be comparatively low. The
drawback is that the converter states are not independent. This conclusion can be drawn
by examining the steady-state inductor current of each differential converter. For example,
Kirchhoff’s current law (KCL) can be applied to the intermediate voltage nodes in a series
string of load elements resulting in
IL,i = Ii − Ii+1 +Di−1IL,i−1 + (1−Di+1)IL,i+1 (4.5)
where IL,i is the average inductor current of the i
th element-to-element differential converter,
Ii is the i
th element current, and Di is the duty ratio of the i
th differential converter.
Figure 4.6: The element-to-element architecture with buck-boost differential converters.
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Equation (4.5) can be written in matrix form for n elements as

1 −(1−D2) 0 · · · 0
−D1 1 −(1−D3) . . . ...
0
. . . . . . . . . 0
...
. . . −Dn−3 1 −(1−Dn−1)
0 · · · 0 −Dn−2 1


IL,1
IL,2
...
IL,n−2
IL,n−1

=

I1 − I2
I2 − I3
...
In−2 − In−1
In−1 − In

(4.6)
This system of linear equations is of the form Ax = b where A is an n− 1× n− 1 matrix, x
is a vector with n− 1 rows, and b is a vector of n− 1 rows. A single, unique solution exists
for this linear system. The KCL equation in the first and last row of (4.6) does not have
one of the terms in (4.5) because they correspond to the first and last intermediate nodes.
Equations (4.5) and (4.6) describe series load elements; the signs of the elements’ currents
could switched for series sources (i.e., current flowing up the series string instead of down).
The duty ratio D of each converter depends on the voltage of each series element. Ideally,
the relationship is
Di =
Vi
Vi + Vi+1
(4.7)
where Vi is the voltage across the i
th element.
It is worth noting that when there are n series elements, n−1 local buck-boost converters
can regulate the intermediate voltage nodes. The nth control mechanism is the central
converter. This can be seen when KCL is applied to the top or bottom node of the series
string to obtain the desired main converter current which is
Imain = In +Dn−1IL,n−1 = I1 − (1−D1)IL,1 (4.8)
where Imain is the main converter current. Equation (4.8) can be appended to matrix
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equation (4.6) to form a complete description of the n dimensional system given as

1 −(1−D2) 0 · · · 0 0
−D1 1 −(1−D3) . . . ... ...
0
. . . . . . . . . 0 0
...
. . . −Dn−3 1 −(1−Dn−1) 0
0 · · · 0 −Dn−2 1 0
0 · · · · · · 0 −Dn−1 1


IL,1
IL,2
...
IL,n−2
IL,n−1
Imain

=

I1 − I2
I2 − I3
...
In−2 − In−1
In−1 − In
In

(4.9)
This system has n desired operating conditions (I1, . . . , In) and n control actuators (IL,1,. . .,
IL,n−1, Imain). Hence, it is a fully determined linear system. The operating conditions are
dependent on the element. For loads, the voltage Vi and current Ii are based on the desired
load voltage and the corresponding load current at that voltage. For sources, the element
voltage and current depend on source characteristics (e.g., the I − V curve of a PV panel).
Given these operating conditions, equations (4.7) and (4.9) are solved to determine what
current the differential converters need to provide to reach the desired operating point.
The power processed by the element-to-element differential converters is
PDPP =
n−1∑
i=1
Vi|IL,i| (4.10)
under ideal conditions. An efficiency term η could be included to describe the converter
efficiency under non-ideal conditions. The power processed is then
PDPP =
∑
i∈M
Vi|IL,i|
ηi
+
∑
i∈P
Vi|IL,i| =
∑
i∈M
ViIL,i
ηi
−
∑
i∈P
ViIL,i (4.11)
where M is the set of differential converters with positive inductor current, ηi is the efficiency
of the ith differential converter, and P is the set of differential converters with negative
inductor current. If the inductor current is positive, then the product Vi|IL,i| represents the
differential converter output power; if the inductor current is negative, the product Vi|IL,i|
is the differential converter input power. The total power loss in the differential converters
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is
Ploss,DPP = PDPP (1− ηDPP ) =
∑
i∈M
ViIL,i(1− ηi)
ηi
−
∑
i∈P
ViIL,i(1− ηi) (4.12)
where ηDPP is the weighted average efficiency of the differential converters.
Various converter topologies are feasible in the element-to-element architecture, and equa-
tion (4.6) could be reformed to reflect it. A more detailed state-space model could also be
derived to describe how the system states evolve over time. The model presented here
provides average values that can be used to determine power flow and component ratings.
4.2.2 Bus-to-Element Architecture
The bus-to-element architecture transfers energy between the series elements and the main
bus. A virtual bus or other storage element could also be used instead of the main bus.
Various topologies and control strategies can be implemented with this architecture. Benefits
of this architecture include modularity and independence of converter states. A downside is
that the component ratings are generally higher. It is possible to have n or n − 1 bus-to-
element differential converters depending on converter topology and system objectives. Two
implementations of the bus-to-element architecture are shown in Fig. 4.7, one using n − 1
buck-boost converters and the other using n flyback converters.
The average current provided by the differential converters can be determined by applying
KCL to the intermediate voltage nodes. With the buck-boost bus-to-element converters, the
equation for series load elements is simply
IL,i = Ii − Ii+1 (4.13)
This demonstrates the independence of the bus-to-element converters’ steady-state values
since the inductor current of the other converters are not present in (4.13). The KCL
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(a) Buck-boost converters (b) Flyback converters
Figure 4.7: The bus-to-load architecture with differential voltage regulators using (a) buck
converters and (b) flyback converters.
equations can be written in matrix form as
1 0 0 · · · 0
0 1 0
. . .
...
0
. . . . . . . . . 0
...
. . . 0 1 0
0 · · · 0 0 1


IL,1
IL,2
...
IL,n−2
IL,n−1

=

I1 − I2
I2 − I3
...
In−2 − In−1
In−1 − In

(4.14)
As in (4.6), there is a unique solution to the n − 1 linear equations. The main converter
current Imain in this architecture can be found by applying KCL to the top or bottom node
of the series stack and is
Imain = In +
n−1∑
i=1
DiIL,i = I1 −
n−1∑
i=1
(1−Di)IL,i (4.15)
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Equation (4.14) can be augmented to include the main converter current and is given by

1 0 0 · · · 0 0
0 1 0
. . .
...
...
0
. . . . . . . . . 0 0
...
. . . 0 1 0 0
0 · · · 0 0 1 0
−D1 −D2 · · · −Dn−2 −Dn−1 1


IL,1
IL,2
...
IL,n−2
IL,n−1
Imain

=

I1 − I2
I2 − I3
...
In−2 − In−1
In−1 − In
In

(4.16)
This system of n linear equations is fully determined, just like (4.9). Duty ratios Di are
given by
Di =
∑i
k=1 Vk∑n
k=1 Vk
(4.17)
The power processed by the bus-to-element buck-boost converters is
PDPP =
n−1∑
i=1
(
|IL,i|
i∑
k=1
Vk
)
(4.18)
under ideal conditions. Non-ideal conditions can be captured by including an efficiency term
η. The power processed is
PDPP =
∑
i∈M
(|IL,i|
∑i
k=1 Vk)
ηi
+
∑
i∈P
(
|IL,i|
∑i
k=1 Vk
)
=
∑
i∈M
(IL,i
∑i
k=1 Vk)
ηi
−∑i∈P (IL,i∑ik=1 Vk) (4.19)
where M is the set of differential converters with positive inductor current, ηi is the efficiency
of the ith differential converter, and P is the set of differential converters with negative
inductor current. The product Vi|IL,i| represents the differential converter output power for
positive inductor currents and the input power for negative inductor currents. The total
power loss in the differential converters is
Ploss,DPP = PDPP (1− ηDPP ) =
∑
i∈M
(1− ηi)IL,i
∑i
k=1 Vk
ηi
−
∑
i∈P
(1− ηi)IL,i
i∑
k=1
Vk (4.20)
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where ηDPP is the weighted average efficiency of the differential converters.
KCL equations are also derived for the system with n bus-to-element differential con-
verters. This system could employ isolated converters using a flyback or forward converter
topology. The intermediate node equation for series loads is
IDC,i = Ii − Ii+1 + IDC,i+1 (4.21)
where IDC,i is the output current of the i
th differential converter. The variable IDC is used
for generality instead of making the analysis dependent on a particular converter topology.
The top node equation for series loads is
IDC,n = In − Istring = In +
n∑
i=1
IDCin,i − Imain (4.22)
where Istring is the current going into the top node and IDCin,i is the input current of the i
th
differential converter. These equations can be written in matrix form as
1 −1 0 · · · 0
0 1 −1 . . . ...
0
. . . . . . . . . 0
...
. . . 0 1 −1
0 · · · 0 0 1


IDC,1
IDC,2
...
IDC,n−1
IDC,n

=

I1 − I2
I2 − I3
...
In−1 − In
In − Istring

(4.23)
In this case, there are n differential converters, n series elements, and a central converter
(whose impact is seen through Istring). There are several noteworthy aspects. First, there
are n linear equations solved in (4.23). Second, there are n series elements (knowns) and
n + 1 controllable converters (unknowns), IDC,1, . . . , IDC,n, Istring. This results in an under-
determined system that has an extra degree of freedom for control.
The total power processed by bus-to-element isolated converters is
PDPP =
n∑
i=1
Vi|IDC,i| (4.24)
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under ideal conditions. This is different from the net power processed by differential con-
verters which is defined as
Pnet,DPP =
n∑
i=1
ViIDC,i (4.25)
Because the differential converter current IDC can be positive or negative, the net power
processed is not always the same as the total power processed. Non-ideal conditions can be
captured by including an efficiency term η. The total power processed is
PDPP =
∑
i∈M
Vi|IDC,i|
ηi
+
∑
i∈P
Vi|IDC,i| =
∑
i∈M
ViIDC,i
ηi
−
∑
i∈P
ViIDC,i (4.26)
where M is the set of differential converters with positive output current, ηi is the efficiency
of the ith differential converter, and P is the set of differential converters with negative
output current. The product Vi|IL,i| represents the differential converter output power for
positive output currents and the input power for negative output currents. The total power
loss in the differential converters is
Ploss,DPP = PDPP (1− ηDPP ) =
∑
i∈M
(1− ηi)ViIDC,i
ηi
−
∑
i∈P
(1− ηi)ViIDC,i (4.27)
where ηDPP is the weighted average efficiency of the differential converters.
4.2.3 Derived Architectures
A variety of power processing architectures can be derived from the element-to-element and
bus-to-element architectures. The hybrid architecture combines the two and is shown in
Fig. 4.8 (a). Sections of the series elements are regulated by bus-to-element converters.
Subsections of the series string are controlled with local element-to-element converters with
low ratings. This approach may be quite useful for highly heterogeneous systems because the
bus-to-element converters enable sections of the series string to be turned off or disconnected.
The benefits of element-to-element converters are also achieved.
Another approach shown in Fig. 4.8 (b) is a nested arrangement of element-to-element
converters. Instead of bus-to-element converters in the hybrid architecture, element-to-
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(a) Hybrid architecture (b) Nested architecture
Figure 4.8: The hybrid architecture shown in (a) incorporates bus-to-element and
element-to-element differential converters. The nested architecture shown in (b) utilizes
element-to-element differential converters to control sections and subsections of the series
string.
element converters are used to control sections of the series string. Subsections are controlled
by smaller element-to-element converters. This approach may reduce some of the cascading
effect seen in some element-to-element converters but does not entirely eliminate it.
4.2.4 Comparison
A Monte Carlo simulation was performed to compare the power processed by several of the
architectures presented. The goal is to gain more insight into which differential architecture
is most suitable for a given situation. The underlying assumption is that lower levels of
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power processed lead to less power loss. This is appropriate as a first order approximation,
but a more detailed loss model could be developed to quantify various loss components. One
such model is
Ploss = α
∑
V |I|+ γ
∑
I2 + ρ
∑
V 2 (4.28)
where α, γ, and ρ are weighting factors and V and I are differential converter states related
to power loss. It is assumed that γ = ρ = 0 for this analysis.
In Monte Carlo simulations, inputs to a deterministic system are randomly generated
each time the simulation is run. The probability distribution of the system outputs for all
the simulation runs are recorded to see how the system performs under the various input
conditions. This approach is helpful when precise information about the system inputs is
not known but a probability distribution can be used to estimate it. The random inputs in
a physical system might be solar radiation (weather conditions) for a PV system or varying
computational load conditions for digital circuits.
It may be helpful to define a term relating the power processed by the differential converters
and the total power of the elements because one of the claims of differential power processing
is that less power is processed. The fraction of power processed by differential converters is
defined as
β =
PDPP
Pelements
=
PDPP∑n
i=1 ViIi
(4.29)
This term is used in analysis to compare differential power architectures. If the series ele-
ments are sources, the combined output power is
Pout = Pelements − Ploss,DPP (4.30)
For series load elements, the input power is
Pin = Pelements + Ploss,DPP (4.31)
The randomly generated input for the series system in this analysis is the element currents,
Ii. The element voltages were fixed to reflect a series load system with a defined voltage
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reference but varying load impedance. The output of the Monte Carlo simulation is the
fraction of total power processed by the differential converters. The simulation was run
10,000 times, and the coefficient of variation, cv =
σ
µ
, for the element currents was 0.025.
A histogram shows the resulting distribution of the fraction of total power processed for
each architecture using buck-boost differential converters and isolated differential converters
in Fig. 4.9. The load-to-load architecture and the hybrid architecture have almost the
same distribution with the hybrid architecture processing slightly more power in general.
The bus-to-load architecture with n− 1 buck-boost converters tends to process much more
power than the other architectures. The bus-to-load architecture with n isolated converters
generally processes the least amount of power. It should be noted that the string current
was swept to find the minimum power processed by the isolated differential converters.
Figure 4.9: A histogram showing the distribution of the fraction of power processed by
several differential power processing architectures for a given amount of variation.
The same basic Monte Carlo simulation was run at 10 different coefficients of variation to
see the impact of variation in series element current. The simulation was run 5 times at each
coefficient of variation, and the power processed in each architecture was recorded. Fig. 4.10
shows the results. As can be seen in both Fig. 4.9 and 4.10, the bus-to-load architecture
with n isolated differential converters tends to process the least amount of power, and the
bus-to-load architecture with n − 1 buck-boost differential converters processed the most
in general. The element-to-element and the hybrid architecture usually process a moderate
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amount of power. In some outlier cases, the load-to-load and hybrid architectures process
more power than the other architectures.
Figure 4.10: The fraction of power processed by differential power processing architectures
increases as the variation of operating conditions increases. The results of Monte Carlo
simulations for several coefficients of variation are shown.
4.3 Control
Control objectives in series-connected voltage domains include voltage regulation, minimiz-
ing power processed, and ensuring safe operation. Regulating the voltage of each series
domain is a primary objective. For series loads, the voltage must remain within specified
bounds; for series sources such as PV, the maximum power point voltage is the desired oper-
ating point. Although the analysis has focused on current flow, the local, differential voltage
of each domain is what needs to be regulated ultimately. Essentially the same process occurs
with conventional converters using current-mode control. The inductor current is controlled
to regulate the output voltage.
Voltage regulation can be controlled locally or centrally. A single central controller may be
useful to reduce component count and simplify coordinated activity of differential converters
in some systems. For example, the switch timing of differential converters can be controlled
to reduce voltage ripple in series voltage domains. This can be accomplished with little
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effort in a central controller. A challenge with a central controller is measuring differential
converter states and actuating control. Each domain’s voltage must be measured differen-
tially. Obtaining accurate measurements in the midst of large common mode voltages can
be difficult and relatively expensive in signal conditioning. A similar challenge occurs with
gate drive circuitry that controls converter switches. More elaborate gate drive circuitry is
necessary at times.
Local control may be effective in simplifying control of differential converters [132], [133].
Local converter states are easily obtained since the controller is operating with the same
voltage reference as the other components on that domain. Standard basic control drive
circuitry can also be used. Less delay in control loops is also an anticipated benefit. In
fact, existing controllers used in cascaded systems can be applied in some cases. Another
benefit of local controllers is potentially improved reliability due to redundancy. There is
no longer a single point of failure as is the case with a central controller. The challenge
with local controllers is coordinating their activity when necessary. For the basic function of
voltage regulation, this may not be necessary. Advanced features such as timing switching
instants or total power loss minimization may require a certain amount of global information.
Fortunately, much of this information does not need to be provided continuously and periodic
updates may be sufficient.
Elements of the series system can be operated to minimize or reduce the power that
is processed. A good example is computing circuits that could manage or distribute the
computational load across computing elements. This would reduce the variation in load
current which, in turn, would decrease the amount of power processed. More discussion on
these strategies is included in the next chapter.
Differential converters can be controlled to minimize the power loss in some systems.
For instance, in a system with n isolated differential converters using the bus-to-element
architecture, the main converter current can be adjusted so that the power processed by the
differential converters (and the associated power loss) is minimized. This is possible because
the system is underdetermined and an extra degree of freedom exists for control. The power
processed by differential converters for a system with 8 series load domains is shown in Fig.
4.11. The string current is swept over a range of values, and the total power processed
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Figure 4.11: The power processed by differential converters can be minimized when there
are n series elements and n differential converters. The extra degree of freedom is
introduced by the central converter.
by differential converters is calculated. The total power function is convex and exhibits a
minimum of 7.75% of total power processed by differential converters at Istring = 2.46 A.
Another interesting result is that the string current level at which zero net power is processed
is close to the minimum total power processed but not exactly the same. In this case, a string
current of 2.55 A results in zero net power. This artifact may be useful when designing the
control of such a system. For example, if the differential converters are connected to an
independent voltage bus or other energy storage device, the voltage of that element can
be monitored when the central converter adjusts the string current. The control objective
may be to keep the voltage of the independent bus constant by adjusting the string current.
This would nearly minimize the power processed by differential converters and minimize
conversion losses.
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CHAPTER 5
DIFFERENTIAL POWER DELIVERY FOR
INTEGRATED CIRCUITS
IC power delivery is one application that lends itself to differential power processing. This
chapter focuses on various issues related to differential power delivery. Power architectures
for efficient and effective regulation of series-connected voltage domains are presented and
analyzed. Load management is discussed as a means to aid in voltage regulation and to
reduce load current mismatch. The energy consumed in a computing system with differen-
tial power delivery is compared to conventional cascaded approaches. Analysis shows the
conditions under which differential power delivery will result in lower system energy con-
sumption. Simulation and experimental results for a test system with four series-connected
voltage domains highlight several opportunities in differential power delivery.
Electrical systems with low-voltage dc loads typically have several cascaded power con-
version stages. In computer data centers, multiple dc conversion stages are necessary after
ac rectification to step down the bus voltage (which could exceed 600 V dc [1]) to a level
acceptable to the server’s components. Each conversion stage must process the total load
power plus any power lost in subsequent stages. The final stage in microprocessor power
delivery is the PoL VR which must supply high current (100 A or more at full load) at a
low voltage level (such as 1 V) [5]. A move to many-core microprocessors (i.e., tens, hun-
dreds, or thousands of cores) motivates rethinking power delivery. Some reduction in load
power consumption may be obtained by dynamically varying supply voltage or by introduc-
ing multiple voltage domains [134], [78]. The advanced power delivery designs that support
this often place fast, on-chip VRs in the power path [135], but this approach may not be ef-
fective for system-level energy reduction. Power delivery efficiency decreases since chip-level
converters tend to be less efficient than discrete designs and add another power conversion
stage [136]. A nonlinear breakthrough in power delivery has been called for [8]. Differential
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power processing for series-connected load voltage domains has the potential to be such a
breakthrough.
As digital circuits continue to scale down in size for faster devices and a smaller area,
supply voltage scales down as well. According to the International Technology Roadmap
for Semiconductors (ITRS), supply voltage will fall below 600 mV by 2024. Researchers are
exploring sub-threshold voltages now, suggesting energy reductions down to 350 mV or less
[69], [137]. Lower supply voltage levels have been successfully used to reduce device power
consumption over several generations of microprocessors. Lowering the supply voltage is
attractive since active load power consumption is proportional to the square of the supply
voltage. It is also a motivating factor behind computational parallelism and multiple volt-
age domains that enable functional blocks to operate at independent voltage levels to reduce
overall energy consumption. However, the basic model of active power consumption does
not account for leakage, gate drive overhead, or the losses upstream in power converters.
Ultimately, low supply voltages negatively impact the efficiency and performance of conven-
tional VRs [138]. In fact, the most efficient operating point for a digital circuit [69] is not
the most efficient operating point for the overall system [139].
An alternative approach to power distribution is to form a series connection of load volt-
age domains as in Fig. 5.1. The load elements can represent various levels of abstraction:
functional blocks such as microprocessor cores or memory sections, discrete integrated cir-
cuits, circuit boards, server blades, etc. When voltage domains are connected in series as
opposed to in parallel, the overall supply voltage increases, and the load current required
from the power supply decreases for a given load power. This reduces conduction losses
in power conversion. If the total load voltage is high enough, some of the cascaded dc-dc
conversion stages can be removed, resulting in substantially higher system efficiency. Less
thermal management overhead is needed because there is less power loss. Faster slew ef-
fective rates and improved transient performance can be achieved in PoL converters since
currents are lower. Fewer power pins would be needed on a microprocessor because the
supply current has decreased. This approach gives the loads and power delivery circuits
freedom to operate at their individual points of highest efficiency. The paradigm for power
distribution is turned around; instead of adding cascaded conversion stages to provide low
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voltages, voltage domains are added together to meet a higher input voltage level.
Figure 5.1: Series-connected load voltage domains enabled by differential power processing.
Balance is an important attribute of the system in Fig. 5.1. In multicore processor
configurations and massively parallel computing, it is well established that the best operating
strategy is to divide effort evenly among units [140]. For power distribution, this can be used
to advantage: in such a system, the loads in Fig. 5.1 should operate at matched power levels.
Even so, short-term mismatches, or even distinct operating voltages associated with function
blocks like memory, computation, and communications may not support ideal matching.
Differential power processing facilitates scalable, series voltage domains. The system in
Fig. 5.1 is relatively straightforward for balanced, homogeneous load modules. An impor-
tant benefit of the approach introduced in this dissertation is that it allows heterogeneous
loads to operate at independent supply voltage levels. Voltage regulation is necessary to
maintain the desired local load voltage in the presence of load current mismatches. A cur-
rent mismatch occurs when the steady-state current demand for each series load domain
is not identical. Differential power converters regulate the intermediate voltage nodes by
providing only the difference between the load current of adjacent domains, not the full
load current. The regulation challenge is minimized by balancing the computational load
among the load elements, but, in general, local voltage regulation circuits are needed. While
the basic concept of series connection has been discussed in the context of digital circuits
[116]–[120], small systems with just two or three modules, often using stacked linear regula-
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tors, have been proposed so far. With linear regulators, significant system-level power loss
occurs when a current mismatch exists. The power supply noise reduction and low voltage
operation benefits of multi-story power delivery have also been highlighted [118], [119].
5.1 Differential Power Delivery
Differential power processing is a significant paradigm shift in power delivery. Instead of
forcing the power delivery circuits to conform to low-voltage load needs through multiple
cascaded conversion stages, voltage domains of load elements are connected in series and sum
to a relatively high dc voltage level. The load elements are configured to aid power delivery
and at the same time maintain load requirements. In a system with series-connected voltage
domains, independent supply voltage levels are easily obtained without the use of cascaded
converters. Independent voltage domains allow load elements to minimize the energy con-
sumed [134], [78]. The challenge with series-connected voltage domains is regulating the
local, differential voltage for each load domain when the load currents are not equal (e.g.,
the computational activity of each load is not the same). If action is not taken to regulate
voltages in a series load, each load voltage depends on its effective impedance, just like
a resistor voltage divider circuit. This is not acceptable in digital circuits if the desired
supply voltage band is narrow (e.g., 50 mV). Although some degree of voltage regulation
can be accomplished through load balancing by managing computational activity, local base
clock frequency, or other factors, these load management techniques may be insufficient,
and differential power converters would be required for high-performance voltage regulation.
The following subsections analyze several differential power delivery architectures. Initial
analysis was presented in [141].
5.1.1 Bus-to-Load Architecture
The input of differential voltage regulators is connected to the dc bus in the bus-to-load
architecture. This approach is similar to a conventional multiphase buck converter except
each phase output is connected to a different node in the load stack, as shown in Fig. 5.2
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(a). The output inductors serve as controllable current sources used to regulate the various
node voltages. The duty ratios of the switches control the average voltage at each switching
node which, in turn, controls the load voltage. This architecture can also be implemented
using isolated converters (e.g., flyback or forward converters) as shown in Fig. 5.2 (b).
(a) Buck converters (b) Flyback converters
Figure 5.2: The bus-to-load architecture with differential voltage regulators using (a) buck
converters and (b) flyback converters.
The main dc-dc converter is rated for the entire load power since all the energy supplied
to the load must pass through it. A potential benefit is that current demand has reduced
since the output voltage has increased. By applying Kirchhoff’s current law (KCL) to the
top node of system shown in Fig. 5.2 (a), the instantaneous current provided by the main
supply is
imain = iload,n + iCn = iload,n + Cn
dvCn
dt
(5.1)
where iload,n is the instantaneous current of the n
th load domain, iCn is the capacitor current,
vCn is the capacitor voltage, and Cn is the capacitance. In periodic steady state, the average
capacitor voltage is constant (i.e., dVCn
dt
= 0), and the average current from the main supply
is equal to the current of the nth load element.
The differential VRs for the intermediate nodes are rated for the expected maximum
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current mismatch. It should also be noted that generally these differential VRs should be
bidirectional since the VR current can be positive or negative depending on load conditions.
This does not substantially complicate the converter, however: a buck-boost converter oper-
ates in both directions provided both switches are active devices. The instantaneous current
of each differential VR is
iV R,i = iload,i − iload,i+1 + CidvCi
dt
− Ci+1dvCi+1
dt
(5.2)
The steady-state currents are for this architecture with buck-boost converters are
IV R,i = Iload,i − Iload,i+1 (5.3)
since the average capacitor voltage is constant. The advantage of this architecture is that
the current provided by one regulator does not influence the current of any other VRs. The
energy is transferred directly between the main dc bus and the load.
5.1.2 Load-to-Load Architecture
The voltage nodes to which the differential VR switches are connected can be changed
to create other feasible architectures. If the nodes closest to the load are chosen, a local
buck-boost converter, similar to that used for charge balancing in battery packs [114], can
accomplish the desired voltage regulation. This architecture is shown in Fig. 5.3. The
output inductors act as controllable current sources, and the load voltages are regulated by
controlling the duty ratios of the switches. As before, the main supply is rated for full load
power, but the local voltage regulators are rated only for the differential.
One important difference in this architecture is evident when applying KCL to the inter-
mediate nodes in the local converter architecture. The steady-state equation is not the same
as (5.3) but is
IV R,i = IL,i = Iload,i − Iload,i+1 +Di−1IV R,i−1 + (1−Di+1)IV R,i+1 (5.4)
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Figure 5.3: The load-to-load architecture with differential voltage regulators using a
buck-boost topology.
where Di is the duty ratio of the i
th local VR. This can be written in matrix form for n load
elements as
1 −(1−D2) 0 · · · 0
−D1 1 −(1−D3) . . .
...
0
. . .
. . .
. . . 0
...
. . . −Dn−3 1 −(1−Dn−1)
0 · · · 0 −Dn−2 1


IL,1
IL,2
...
IL,n−2
IL,n−1

=

Iload,1 − Iload,2
Iload,2 − Iload,3
...
Iload,n−2 − Iload,n−1
Iload,n−1 − Iload,n

(5.5)
Equations (5.5) and (5.4) show coupling: the current in one VR depends not only on the
difference in the load current but also on current in the neighboring VRs. This has the effect
of cascading the power delivery in some circumstances. The power needed for regulation is
transferred from one voltage level to the next through multiple converters, even though it
is a small amount. In practice, there will be many voltage domains requiring current to be
supplied or removed. This can result in current demands canceling each other out. The net
effect may be small and depends on load conditions. The advantages of this approach are
considerably lower voltage requirements for local switches, typical duty ratios near 50%, and
the ability to integrate the converters on-chip and close to the local loads.
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5.1.3 Hybrid Architecture
A promising architecture for power delivery is a hybrid of the two previously examined.
Load-to-load converters can be used for regulating subsections of loads locally with simple,
low-power converters, and bus-to-load converters could regulate large sections of the series
load, as illustrated in Fig. 5.4. The load-to-load converters could be integrated on-chip and
controlled using basic algorithms. The higher level, bus-to-load converters could be more
sophisticated and operate over a wider load range. Another important benefit of the hybrid
architecture is that bus-to-load converters enable heterogeneous loads by decoupling sections
of series-stacked voltage domains. This limits the effects of load current mismatch to smaller
sections of the system. For example, apply KCL to the node immediately above the node
with the bus-to-load converter output (e.g., output of iV R,3 in Fig. 5.4). The steady-state
current of the local VR is
IV R,i = Iload,i − Iload,i+1 + (1−Di+1)IV R,i+1 (5.6)
This VR’s current is not influenced by the current provided by the following regulator, as
shown in (5.6), because, unlike in (5.4), the term Di−1IV R,i−1 is absent from the equation.
Thus if IV R,i−1 is delivering current to regulate its load, it does not force IV R,i to conduct
current unnecessarily. An equation similar to (5.6) can be obtained for the node below the
bus-to-load converter node through KCL and is
IV R,i = Iload,i − Iload,i+1 +Di−1IV R,i−1 (5.7)
This shows that upstream mismatches will not impact VRs downstream when the bus-to-load
converter is present.
The hybrid architecture also supports the ability to shut down or bypass load sections
with relative ease. This functionality can save energy or enhance system reliability if there
is a fault in a subsection of the load. In general, however, load balancing is preferable to
load shedding. If load balancing is present, the power loss of the power delivery circuits
can be very low. Little to no power will be processed by the local regulators and the main
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Figure 5.4: The hybrid architecture with differential voltage regulators.
power supply voltage will be relatively high. Each digital load can operate at the voltage
that provides the lowest energy consumption per computation.
5.2 Load Management
Computing systems can intelligently manage their load profile. This ability can be used
to ease voltage regulation requirements through load balancing and scheduling. Voltage
domains should be regulated to avoid computational errors in digital circuits and limit
stress on the transistors. The digital circuits in each voltage domain may not draw the same
current at the desired operating voltage. Series circuits, however, must conduct the same
current through each element. This may cause the voltage at each domain to deviate from
the desired level. Just like a simple voltage divider circuit, the steady-state voltage of each
domain is determined by the effective impedance of the load elements at that domain. A
key challenge in series voltage domains is regulating the intermediate node voltages.
The tradeoff is clear when a potential design is considered. For example, a 64-core proces-
sor designed to work at 30 W and 0.3 V requires power at 0.3 V and 100 A when connected
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in parallel (shown in Fig. 5.5 (a)). In series, it requires 19.2 V and only 1.6 A (shown in
Fig. 5.5 (b)). This is an increase in the effective load impedance from 3 mΩ to 12.3 Ω
(over 4000 times larger). The latter power supply will be much more efficient, with better
transient response and lower node-by-node voltage ripple. However, the higher operating
voltage introduces 63 intermediate voltage nodes that need regulation.
(a) Parallel loads (b) Series loads
Figure 5.5: Comparison of a 64-core, 30 W processor with cores connected in (a) parallel
and in (b) series. The effective impedance of series cores is about 4000 times larger than
parallel cores.
5.2.1 Hierarchy of Voltage Regulation
Several techniques can be used to actively regulate series voltage domains. Broadly speaking,
the goal is to manage the effective impedance of each load in software and utilize hardware
mechanisms only as a backup. This proactive approach reduces loss in the power delivery
circuits. A hierarchical list of techniques (shown pictorially in Fig. 5.6) is as follows:
1. Compiler system/scheduler
2. Run-time system/scheduler
3. Distributed hardware schedule implementer
4. Clock rates
5. Communications (local and external)
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6. Task swapping
7. External exchange (local power electronics)
8. Tolerance
9. Global supply
10. Protection
Figure 5.6: Various methods of load balancing and voltage regulation using software,
firmware, and hardware.
The first lines of defense in voltage regulation occur at the software level. If the desired
voltage of each voltage domain is equal, the operating system would manage software threads
at compile time or run time to evenly balance the computational load of each element. The
operating system could also dispatch activity unevenly if unequal voltage levels are desired.
On computer servers, virtual machines could be managed so that the computational activity
on each motherboard or server blade is approximately equal.
Another regulation layer is at the firmware level. A task manager could distribute opera-
tions among computational elements without the knowledge of the operating system. Task
swapping and task rotation are possible techniques. Clock rates can be adjusted to throttle
the activity at each voltage domain and control the effective load impedance. It is important
to keep in mind that, even though Fig. 5.6 abstractly displays one circuit at each voltage
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level, a voltage domain could consist of several elements in parallel. The activity of all the
elements could be managed to control the effective load impedance of that domain.
If the preceding methods are unable to maintain voltages at the specified targets, hardware-
based regulation approaches can be used. These include using local dc-dc converters to ac-
tively regulate the voltage [141]. These converters could be integrated on-chip or be placed
off-chip. Because these circuits process the power delivered to the digital load and incur
power loss, it is preferable to avoid voltage regulation by power delivery circuits when pos-
sible. It may be unavoidable in some situations. The unique advantage of differential power
processing is that power delivery circuits process only a fraction of the load power when pro-
viding the difference in current between load domains. The effect on voltage overshoot/un-
dershoot caused by load transients will also be less severe since load transient magnitude will
be substantially reduced (e.g., by a factor of 1
n
where n is the number of voltage domains). In
extreme situations, Zener diodes can protect the digital circuits from overvoltage conditions.
5.2.2 Communication
While series-connected voltage domains have considerable promise, level shifting and inter-
domain communications complicate implementation. Level conversion is standard in modern
digital circuits, and microprocessors which employ multiple voltage domains already exist.
Other viable communication techniques include capacitively-driven wires [142], optical in-
terconnects [143], and even wireless transmission [144].
It remains to be seen whether or not communication overhead would increase. This may
motivate rethinking computer architecture to reduce communication or limit it so that la-
tency and power overhead have minimal impact. Similarly, this paradigm may lend itself to
applications where there is little to no interdependence in the data, and computations can
be made in parallel without significant interaction. The goal may be to develop an initial
mapping so as to balance the workloads across the computational units and limit communi-
cation. It may turn out that communication power overhead decreases, as a dominant factor
is the signal swing (Vmax − Vmin) on the line. If lower voltages are enabled through series
connections, the signal swing would be lower, thereby reducing power overhead.
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5.3 Energy Consumption Analysis
A comparative analysis of a candidate system is undertaken to quantify the benefits of
differential power processing. As digital circuits are a motivating factor, system efficiency
for a multicore microprocessor with independent voltage domains for each core is examined.
One approach is to have an additional cascaded VR to supply an independent voltage level
for each core. Alternatively, differential power processing can meet the same objectives with
less energy consumption.
5.3.1 Independent Loads with Cascaded Voltage Regulators
An additional conversion stage is needed if independent voltage levels are desired in a con-
ventional power delivery architecture. Each PoL converter must be rated for the full load
power of its respective load element and must process all the power delivered to the load.
This added conversion stage decreases overall power conversion efficiency. It is also difficult
to design and implement an integrated conversion circuit that is efficient over the entire load
range. While peak efficiency numbers are often quoted for dc-dc converters, the important
figure of merit is overall energy efficiency of the converter based on an extended interval of
typical operation. This is defined as
η =
Eout
Ein
(5.8)
where Eout is the total energy output for the entire duration of a suitable test and Ein is
the total input energy. In typical computing applications, the system operates at light or
medium load levels much of the time. To accurately analyze or compare power conversion
approaches, the time duration at realistic operating points should be taken into account.
This means that overall efficiency is load-profile dependent and is a weighted average of
power conversion efficiency.
Another figure of merit is the total system input energy, Ein. In the end, energy is paid
for whether it is shown on a utility bill for a data center or as battery life in a portable
application. For comparison’s sake, let us consider the dc portion of a typical computer
server. There will likely be an isolated dc-dc converter and a voltage regulator upstream
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from the microprocessor load. The input energy is
Ein =
Eload
η1η2
(5.9)
where Eload is the energy consumed in the microprocessor, η1 is the efficiency of the isolated
dc-dc converter, and η2 is the board level VR efficiency. If independent voltage domains are
desired to reduce load energy consumption, a cascaded conversion stage is necessary and the
input energy becomes
Ein =
E
′
load
η1η2η3
(5.10)
where E
′
load is the reduced energy consumed by the load and η3 is the efficiency of the added
conversion stage. For this approach to be worthwhile, the input energy should be lower than
the previous case (i.e., (5.10) is less than (5.9)). Thus, the following must be true:
E
′
load < η3Eload (5.11)
The reduction in energy consumption must compensate for the energy lost in the extra
conversion stage. This assumes the efficiency of the other energy conversion stages (i.e., η1
and η2) remains the same. Even if the energy consumed by the load is reduced sufficiently,
the overall gains in terms of input energy reduction are diminished by the added conversion
loss. Another perspective can be taken by rearranging (5.11) to conclude that the required
efficiency of the additional conversion stage needs to be sufficiently high. The efficiency
should be
η3 >
E
′
load
Eload
(5.12)
This would ensure input energy savings for the system.
5.3.2 Independent Loads with Differential Voltage Regulators
An advantage of series-connected voltage domains is that the voltage of each domain is
intrinsically independent. Although differential VRs are generally still needed for regulation,
they process only a fraction of the total load power. Cascaded conversion stages can be
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eliminated if the overall voltage of the series domains is sufficiently high. Consider the same
system as above using differential VRs instead of cascaded converters to provide independent
voltage domains for cores of a multiprocessor. The input energy to the system is
Ein =
Eload + EDV Rloss
η1η2
(5.13)
where EDV Rloss is the energy loss due to differential power processing, η1 is the efficiency
of the isolated dc-dc converter, and η2 is the efficiency of the second conversion stage. The
fraction of the load energy processed by differential VRs can be represented in an energy
processing factor denoted as β. Thus the energy lost in differential VRs is
EDV Rloss =
βEload(1− η4)
η4
(5.14)
where η4 is the efficiency of differential VRs. Equation (5.13) can then be explicitly written
as
Ein =
Eload
η1η2
+
βEload(1− η4)
η1η2η4
= Eload
(
η4 + β(1− η4)
η1η2η4
)
(5.15)
If the voltage of the series load stack is high enough to remove the second conversion stage,
η2 is equal to 1, and equation (5.15) can be rewritten as
Ein = Eload
(
η4 + β(1− η4)
η1η4
)
(5.16)
5.3.3 Comparison
The goal now is to determine under what conditions the differential power processing system
results in lower energy consumption than the conventional system with cascaded VRs. Using
(5.10) and (5.15), if the differential VR system consumes less energy, the following inequality
must be hold:
Eload
(
η4 + β(1− η4)
η1η2η4
)
<
Eload
η1η2η3
(5.17)
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Assuming the energy consumed in the load and the upstream converters’ efficiency is the
same in both systems, this expression can be simplified to
η4 + β(1− η4)
η4
<
1
η3
(5.18)
Hence, the fraction of load energy that can be processed by differential converters and result
in less total energy consumption is
β <
(
1− η3
η3
)(
η4
1− η4
)
(5.19)
If the efficiency of VRs is assumed to be the same, the expression simplifies to
β < 1 (5.20)
This result should be intuitive, since it signifies that the differential system will be more
efficient as long as the differential VRs process less than the total load energy. If the second
conversion stage is avoided through a higher load stage voltage, the improvement could be
even larger. Equation (5.19) could also be rewritten to solve for the minimum differential
VR efficiency which is
η4 >
βη3
βη3 − η3 + 1 (5.21)
The minimum efficiency of the differential VRs for varying values of β and η3 is shown
in Fig. 5.7. This figure indicates that as the fraction of power processed decreases, the
minimum efficiency required of differential VRs also decreases. In fact, the efficiency of
differential VRs can be very low and still result in an overall system that consumes less
energy. For example, if differential VRs process 10% of the load energy, the differential VRs
could be only 70% efficient and still result in a higher system efficiency.
The system efficiency for the cascaded and differential systems is plotted in Fig. 5.8. The
figure imposes the same load energy consumption in both systems with η1 = η2 = 0.95
and η3 = η4 = 0.9. The conventional cascaded system processes all the load power, and
its efficiency is the product of each stage’s efficiency (i.e., ηcas = η1η2η3 = 0.812). The
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Figure 5.7: The minimum efficiency of differential VRs that result is less system energy
consumed compared to conventional cascaded VR approaches.
differential system is shown with and without the second conversion stage and has almost
ten percentage points higher system efficiency when β is low. When β approaches 1 (i.e.
100% of load power processed), the system efficiency is the same as the cascaded system.
This demonstrates that even with modest matching levels, the differential system will have
higher system efficiency than the cascaded system.
Figure 5.8: System efficiency for a cascaded system and for a differential system with and
without the second conversion stage over varying fractions of power processed by
differential VRs.
107
5.4 Results
Differential power processing applied to series-connected load domains is examined using
both simulations and experimental hardware. Switch-level, closed-loop simulations compare
the power delivery of a conventional, four core microprocessor to that which is possible with
series voltage domains. Results show that the series system consumes less load power and has
substantially lower current levels in the VRs. Two hardware prototypes were designed and
built using microcontrollers, thick-film resistors, and high brightness LEDs as the load. Four
voltage domains were used in each prototype, and digital isolator chips enable communication
across series voltage domains.
5.4.1 Simulation Results
To highlight the salient aspects of series-configured voltage regulation, the setup shown in
Fig. 5.3 using load-to-load differential VRs with four digital circuit loads was compared
with a conventional parallel load system supplied by one main VR. The simulated response
of each system to equal load steps is shown in Figs. 5.9 and 5.10. The digital loads were
modeled as a set of variable resistors. The resistance is selected to be 1
αCfb
depending on
the load condition being modeled. The main power supply had a buck topology and a 12
V input. All local VRs had a 500 kHz switching frequency, 1 µH inductance, and 200 µF
output capacitance. A simple PI controller is used for regulation.
The voltage of each core must be the same in the parallel system. In Fig. 5.9 (a), the load
voltage in the parallel system is found to deviate by ±30 mV in response to load transients.
The current in the main supply’s inductor and the processor cores, shown in Fig. 5.9 (b),
demonstrates that the main VR must process the entire load current, here 85-90 A. The
power consumed in the load is 90 W at full load.
Independently regulated voltages are observed in the series system. As seen in Fig. 5.10
(a), the local core voltages reach steady state in approximately 100 µs with maximum voltage
deviation of ±25 mV. Since individual processor voltages can be lowered, several processor
currents decrease, as shown in Fig. 5.10 (b). The total power consumed by the load in
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(a) Core voltage (b) Supply and core current
Figure 5.9: Effect of load steps in a conventional, parallel digital circuit load system on (a)
processor voltage regulation and (b) inductor current in voltage regulator and processor
core current.
this case was about 70 W. The VR currents included in Fig. 5.10 (c) demonstrate active
regulation of core voltages with reduced power processing. The main power supply only
provides about 20 A and the differential VRs provide less than 5 A each. This results in
substantially reduced power loss in the power delivery circuits. Assuming the same conduc-
tion path resistance for both cases, the conduction losses (i.e. i2R) are reduced by over 90%.
Similarly, the switching losses in the voltage regulators decrease. In practice, the switching
converters used in the two systems would be designed and implemented differently, resulting
in reduced cost and energy savings for the series system.
5.4.2 Experimental Results
First Prototype
The first hardware prototype used four discrete microcontrollers as the digital circuit load.
Some resistors could be placed in parallel with the microcontrollers in order to increase the
load current if desired. The hardware platform was designed to be reconfigurable such that
the loads and the voltage regulators could be rearranged to form various architectures. This
enables a comparison of the power delivery system using any of the architectures previously
discussed for both series and parallel voltage domains.
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(a) Core voltage (b) Core current
(c) VR current
Figure 5.10: Load transient response of four stacked cores showing (a) core voltage, (b)
core current, and (c) VR inductor current.
The hardware platform was initially tested with and without active regulation of the
intermediate node voltages. All the loads were connected in series and had similar but not
equal effective impedance. Without any active regulation (i.e. buck-boost converters were
not operating), the voltage across each load depended solely on its effective impedance. The
voltage levels at each node without any active regulation varied by around 30% (shown in
Fig. 5.11). When active regulation was present, the intermediate voltage nodes were well
regulated with less than ± 2% variation (see Fig. 5.12).
A load-to-load converter and a bus-to-load converter were also compared. The bus-to-
load converter has 86% more current ripple (shown in Fig. 5.12 (a)) than the load-to-
load converter (shown in Fig. 5.12 (b)) under the same operating conditions. This is
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Figure 5.11: Unregulated series connected voltage domains. The voltage of each domain is
based on the effective impedance of load at that domain.
due to the increased voltage across the inductor. In both cases, measured current in the
intermediate voltage regulators was less than 50 mA. Both converters used a buck-boost
topology switching at 94 kHz with a 100 µH inductor. Each voltage domain was regulated
at 5 V due to the microcontroller specifications.
(a) Bus-to-load converter (b) Load-to-load converter
Figure 5.12: Active regulation is shown with (a) a bus-to-load converter and (b) a
load-to-load converter.
The initial prototype demonstrated the basic promise of series voltage domains but lacked
in certain aspects. First, there was no inter-domain communication present on the board.
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Since communication is important for load management, future revisions needed to include
a means to accomplish this. Another challenge was the gate drive circuitry for the VRs.
Gate drive transformers and the associated components were used to enable control of the
switches which could be at various voltage levels. Although the reconfigurability was helpful,
it led to a more complicated design of the power delivery circuits. The next prototype would
focus on the series voltage domains that were relatively fixed. This simplifies design and
allows for more integrated parts to be selected. The initial prototype was designed for fairly
low load currents (less than 500 mA) and did not have any load current step switches. After
testing the first prototype, it was decided that second prototype needed to operate at higher
load power levels as well as have load switches for testing transient response capabilities.
Second Prototype
Another hardware prototype was developed to experimentally verify the potential of dif-
ferential power processing. The second prototype, illustrated in Fig. 5.13, consists of four
voltage domains connected in series. Three TI MSP430 microcontrollers are supplied power
on each voltage domain for a total of twelve microcontrollers. Each domain also includes
several thick film resistors to increase the load current and test load transient response.
The prototype was designed to be reconfigurable such that the voltage regulators could be
rearranged to form various architectures. This enables a comparison of the power delivery
system using any of the architectures previously discussed. TPS54550 chips along with other
necessary components were selected for voltage regulation of the three intermediate nodes. A
bench power supply regulated the top node. Microcontrollers communicated across voltage
domains using the SPI protocol through ISO7241C digital isolators.
The prototype system was tested with load steps on the lowest voltage domain using the
bus-to-load architecture. Fig. 5.14 (a) shows the current into each regulated node. The
main power supply current (Iin) increases as the load increases. The average current of the
differential VRs that regulate two higher intermediate voltage nodes (i.e., IL2 and IL3) does
not change. Only the differential VR for the lowest voltage domain responds to the load
increase by increasing its current (IL1). This is in line with the analysis of the bus-to-load
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Figure 5.13: Diagram of experimental prototype with four series voltage domains.
Differential VRs are shown with a bus-to-load architecture. Thick film resistors and
microcontrollers act as loads on each domain. Digital isolator chips enable communication
across domains.
architecture. Fig. 5.14 (b) shows the differential voltage of the second domain (V2), the
voltage with respect to ground of domains one (V1) and two (V21), and the differential VR
current for domain one (IL1). The voltage of domain one (V1) dips during a load increase and
overshoots during a load decrease as expected. Although the voltage of the second domain
with respect to ground also dips during the transient, its differential voltage increases during
the load step up.
(a) Currents (b) Voltages and VR current
Figure 5.14: Response to a load step on domain one of four series voltage domains. In (a),
the main supply current and differential VR currents are shown. In (b), the differential
voltage of domain two, the voltage with respect to ground of domain one and two, and the
current in the differential VR on are shown.
113
The system was also tested with a load transient on the second voltage domain. Fig.
5.15 shows the response of bus-to-load differential VRs. The current supplied by the second
differential VR (IL2) increases to meet the increased load demand on that domain. The
differential VR for domain one removes this current (i.e., IL1 is negative) in order to regulate
domain one (V1). The input current (Iin) increases since the overall load has increased. These
results validate the analysis presented previously.
Figure 5.15: Response to a load step on domain two of four series voltage domains. The
gate-to-source voltage (Vgs) of the load switch indicates the timing of the transient. The
main supply input current and differential VR currents are also shown.
In conclusion, system-level design of digital circuits must change to address power con-
cerns. Currently available options will not be sufficient to overcome the “power wall.”
Series-connected load voltage domains can reduce power consumption in the load and en-
ergy loss in the power delivery system. This chapter introduces and analyzes differential
power processing architectures to facilitate series-connected circuits and is in stark con-
trast to conventional methods that add energy conversion stages to meet power delivery
objectives. A major benefit of differential power processing is that local voltage regulators
process only a fraction of the load power when a load current mismatch exists. This im-
proves performance, significantly reduces power loss, lowers costs, and reduces component
size. Converter components with lower ratings can be used, allowing integrated converters
with simple controls.
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In digital applications, this approach is enabled by computational load management and
regulation of the intermediate node voltages. A variety of regulation mechanisms ranging
from software to power electronics are feasible. A series connection facilitates substantial
voltage reduction. Independent supply voltage levels for heterogeneous loads can be varied
dynamically to operate each load at its most efficient operating point. This technique is
especially suited for multi-core processors that run most efficiently at very low voltage (e.g.,
0.3V). In turn, the number of pins dedicated to power is reduced. Analysis has shown
that differential power processing will result in a more efficient system than conventional
approaches. Three different differential power delivery architectures were presented and
compared. Simulation and experimental results for a test system with four series voltage
domains demonstrate its validity.
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CHAPTER 6
DIFFERENTIAL POWER PROCESSING FOR
SOLAR PHOTOVOLTAICS
If solar PV systems are to reach grid parity [10], they need to reliably produce as much
energy as possible over the life of the system. This simple conclusion is reached when
comparing the LCOE of PV systems and other sources of energy [9]. The viability of PV is
strengthened by relatively long lifetimes, with warranties typically 25 years or more [11]. In
past practice, the power electronics used to convert and control energy from a PV installation
tended to have a much lower MTTF than PV panels, which increases the balance of system
costs [12]. Hence, it is important that the power processing architecture and components
result in high efficiency, reliability, safety, and performance of the overall PV system. The
differential power processing architecture introduced in this dissertation can effectively meet
those objectives.
A fundamental operating challenge with series strings of PV elements is mismatch in MPP
current. In a series string, the voltage of each element is independent, but the current of each
element must be equal. Several techniques have been explored to maximize each PV elements
energy production, including a generation control circuit [124], parallel power conversion
[93], [123], returned energy current converters [126], bypass converters [128], multiple input
converters [145], current diverters [131], and resonant switched capacitor converters [146].
This work introduces a simple differential architecture that can track the MPP of each series
PV element while processing only a small fraction of the total energy produced. The series
connection of the PV elements is maintained and bulk power is processed only once. The
proposed method enables local, distributed control and improves overall system reliability.
An important practical advantage is substantial reduction in PV system cost as the approach
facilitates utility-scale PV systems. This approach can be applied at various scales including
multiple panel strings, single panels, and also at the sub-panel level.
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6.1 Differential Energy Conversion
One key to improving PV power conversion efficiency is to operate converters only when
necessary and only with as much power as necessary. The differential power processing
architecture, shown conceptually in Fig. 6.1, enables each PV element in a series string
to operate at its MPP by providing the difference in the MPP current of two adjacent
PV elements. This means that when MPP current mismatch does occur, the MPP can
be reached while only processing a small fraction of the total power being produced. The
series string is not broken. A differential converter acts as a controllable current source with
limited ratings as shown in Fig. 6.2.
Figure 6.1: Differential power processing applied to solar photovolatics.
When the MPPs of series PV elements match, the energy produced can be sent directly
to a central converter without additional processing. Power is processed just once thereby
avoiding conversion loss. The differential power processing architecture takes advantage of
this by only processing power if there is mismatch in the MPP current of the series PV
elements. If the MPP currents are matched, the differential converters need not operate.
This is in contrast to cascaded dc-dc converters that must process the entire load power over
all operating conditions [15], [86]. The I-V curves of two PV elements are depicted in Fig.
6.3 under matched and unmatched conditions.
The differential power processing architecture can be implemented using a variety of dc-dc
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Figure 6.2: A differential power converter acts as a controllable current source to enable
local maximum power point tracking while only processing a fraction of the generated
power.
(a) Matched MPP current (b) Unmatched MPP current
Figure 6.3: The I-V characteristics of two PV elements when the maximum power point
currents are (a) matched and (b) unmatched.
converter topologies. Isolated or non-isolated converters can be used to process power. A
bidirectional, buck-boost converter (shown in Fig. 6.4) is examined in this work. This [114]
and other architectures [115] follow from battery equalization strategies and have similar
objectives. Work on series connected digital circuits has also informed the differential power
processing architecture [141]. Notice that the architecture of Fig. 6.4 applies at any level:
panel by panel, string by string, or even cell by cell.
The differential converters can be designed to interact with other PV elements, the main
bus, or an independent energy storage element (i.e. a virtual bus). In Fig. 6.4, the drain
of switch q1 and the source of switch q2 are shown connected to the neighboring PV voltage
nodes. The illustrated configuration enables a low voltage rating for the switches and local
control. The switches can be connected to other nodes or with other topologies to form
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Figure 6.4: Differential power converters using a buck-boost topology connected to
neighboring nodes.
various differential power processing structures. Each PV element may have a parallel ca-
pacitor for filtering. If the configuration in Fig. 6.4 is used for the entire series PV stack,
the average inductor current of the ith differential converter is
IL,i = IPV,i+1 − IPV,i +Di−1IL,i−1 + (1−Di+1)IL,i+1 (6.1)
where IL is the inductor current, IPV is the PV element current, and D is the steady-state
duty ratio of switch q1. Equation (6.1) will be slightly altered for first and last differential
converter. The first converter will not have the IL,i−1 term, and the last converter will not
have the IL,i+1 term. Equation (6.1) can be written in matrix form as

1 −(1−D2) 0 · · · 0
−D1 1 −(1−D3) . . .
...
0
. . .
. . .
. . . 0
...
. . . −Dn−3 1 −(1−Dn−1)
0 · · · 0 −Dn−2 1


IL,1
IL,2
...
IL,n−2
IL,n−1

=

IPV,2 − IPV,1
IPV,3 − IPV,2
...
IPV,n−1 − IPV,n−2
IPV,n − IPV,n−1

(6.2)
This can be used to determine the average inductor current of each differential converter.
The main difference between this matrix and the matrix for series loads is that the sign of
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the series PV currents is flipped because the PV elements are sources instead of loads.
6.2 Local Control
The differential power processing architecture is well suited for local control. Differential
converters can maximize the power output of their respective PV element with only local
information. Protection and monitoring activities can add value to the converters.
6.2.1 Maximum Power Point Tracking
A variety of maximum power point tracking (MPPT) algorithms can be implemented using
local information [94]. Some MPPT algorithms may be difficult to effectively implement.
For example, a fractional open-circuit voltage approach may not be desirable since it would
open the main circuit path. Simple, low power overhead techniques may be appropriate
when power conversion is managed at the sub-module level [147].
One goal of the local controller is to maximize the power out of its respective PV element.
This function is illustrated in Fig. 6.5. In this research, a basic perturb and observe algorithm
is implemented. Periodic voltage and current measurements are made locally at each PV
element. These measurements inform the local controller whether power has increased or
decreased from the previous step. The algorithm can generate a reference for a compensator
or simply update a constant duty ratio value. The duty ratio of the switches controls the
average voltage of the PV element and ensures the local MPP is reached. If the PV element
is operating at its MPP voltage, it must be generating its MPP current since the I-V curve
is a one-to-one function. The current of the differential converter follows from the need of
the system to balance the flow of charge. A differential converter can be disabled to save
energy if its average current is close to zero.
In a system with n PV elements and n−1 differential converters, the central converter acts
as the nth control actuator. In general, the differential converters would be able to track their
local MPPs quicker than the global MPP tracking capability of the central converter. This
time scale separation aids effective MPP tracking and should limit unwanted interaction.
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Figure 6.5: Maximum power point tracking in differential converters using local
information.
With differential power processing, the true MPP of each PV element can be reached with
little conversion losses.
6.2.2 Protection and Monitoring
The need for local protection and monitoring is a major issue in PV systems, especially at
large scale. This architecture enables integrated protection and diagnostics. For instance, if
an arc fault occurs, the local converters can safely act to prevent fire or other hazards. The
differential converters could use local information to determine if shunting around the PV
element or opening the circuit is necessary. Operation and maintenance costs are likely to
go down as a result.
Differential converters can also interact with the central inverter or other central unit to
provide distributed monitoring. This information could be relayed back to a central hub or
communicated to other converters using a variety of techniques like power line communica-
tion or wireless transmission. The differential converter provides a natural framework for
local diagnostics, since the circuit can sense local voltage and current and has information
about local mismatch based on the amount of power it must handle. This added value circuit
that provides both energy production advantages and diagnostics represents a fundamental
innovation.
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6.2.3 Simulated Example
To further explain differential power processing, a system with three series-connected PV
panels and two differential converters is modeled and simulated. The structure of the system
is similar to that in Fig. 6.4. BP7185N panels are modeled using standard techniques. The
first PV panel has 90% insolation (i.e. short circuit current of 4.58 A), and the other two
panels have 100% insolation (i.e. short circuit current of 5.09 A). The MPP of each PV
panel is reached with perturb and observe (P & O) using local information. Every three
milliseconds the P & O algorithm updates the duty cycle of its converter. The differential
converters switch at 250 kHz and have filter component values of L = 50 µH and C = 50
µF.
Maximum power point tracking is successfully reached while only a fraction of the total
power is processed. Differential converters provide a low average current (less than 1 A,
shown in Fig. 6.6) in keeping with theoretical analysis. This means that the differential
converters process 25 W or less. Each PV panel reaches its local MPP as shown in Fig.
6.7. The power output from this system increases by about 16 W (a 3% increase) under the
given conditions.
Figure 6.6: Current delivered by differential converters.
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(a) PV panels’ current (b) PV panels’ voltage
Figure 6.7: Tracking the MPP of a 3 PV panel system with differential converters. Each
panel’s voltage and current are shown in (a) and (b), respectively.
6.3 Reliability Modeling and Analysis
Since the energy source (the sun) in PV systems is free, operations and maintenance costs
are what dominate the budget after installation. If PV systems have a high reliability,
then maintenance and replacement costs can be reduced. Hence, it is important to examine
the reliability of PV systems. This section analyzes the reliability of several PV system
architectures. A simple model for each system is formulated, and a corresponding, closed-
form reliability function is derived. The reliability functions are then compared by calculating
a mean time to failure (MTTF) for each system.
It is common for a PV panel to have a life of 25 years or more. BP Solar, for instance,
warranties their panels for 90% operation at 10 to 12 years, and for 80% operation at 25
years [148]. If a panel is damaged or degraded, its life and power production capabilities may
be negatively affected. What is possibly more important, however, is how the entire system
responds. Considering just a single component in the system, while useful on some levels,
does not provide a sufficiently complete understanding of how faults in subsystems will affect
overall system reliability. This section takes the necessary step to examine reliability from
the perspective of the system. This analysis can aid PV installation designers in meeting
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Figure 6.8: PV system architectures examined in reliability analysis.
their objectives.
Numerous PV system architectures are used in practice. This analysis will examine three
architectures, shown in Fig 6.8. The first architecture shown in Fig. 6.8 (a) is a simple series
string of PV elements (which can be regarded as PV panels). The downside to this approach
is that the maximum power point of each panel is not always at the same current level. An
alternative approach is to connect a dc-dc converter to the output of each PV panel [15],
[86], as shown in Fig. 6.8 (b). The dc-dc converters can track the maximum power point of
each PV panel. While this approach can improve power output in some cases, it increases
power loss due to an extra conversion stage and, as will be shown, can negatively impact
system reliability. A third approach, pictured in Fig. 6.8 (c), uses differential converters to
optimize the energy output of each panel. This approach improves not only energy conversion
efficiency but also system reliability. Any of these dc systems could be followed by a central
inverter to generate AC waveforms.
This section analyzes the reliability of the three system architectures shown in Fig. 6.8.
To highlight the important differences, only these dc systems will be discussed. The first
step in this analysis is to formulate a model that describes the reliability of each system
[149]. A component-based modeling framework is focused on for simplicity, and a Markov
chain model is included as well. The following section will analyze the model of each system
in order to arrive at a closed-form solution that describes the reliability of the system. The
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final stage will use the reliability functions obtained to compare the mean time to failure
(MTTF) of each system. This is a common metric used to describe the reliability of a system
and enables a quantitative base for reliability comparison.
6.3.1 Model Formulation
First, it is necessary to model the system being examined from a reliability point of view.
A variety of methods can be used to model reliability. One approach is to understand the
structure of the system using cut sets or paths sets. At this stage it is important to determine
how various system components will fail and what affect their failures have on the rest of the
system. If there is a fault in one component that always directly results in system failure,
it is in series with the rest of the system components from the perspective of reliability.
Components can be modeled in parallel if their failures do not cause system failure until all
paralleled components have failed. This component-based approach is relatively simple and
provides closed-form solutions to the reliability function without much effort.
The challenge with the conventional component-based approach is that it cannot capture
many important artifacts of reliability for some systems. For example, it does not capture
the effects of sequences of failures when the order of failure matters. It also does not include
repairs or different failure modes. For reasons like these, a Markov chain approach to relia-
bility modeling is useful. In a Markov chain, the possible system states and the transition
rates between states are generated. Some states may be transient and correspond to non-
failed system states. Absorbing states represent the failed system states. One downside to
the Markov chain approach is that it can be difficult to work with systems that have many
surviving states. This considerably increases the size of the model and can make finding a
closed-form solution cumbersome. In this analysis, both a component-based model and a
Markov chain model will be examined and will be shown to provide the same results.
Series PV System
Developing a reliability model for a series PV system is fairly straightforward. Since this
analysis just examines the dc system, only the series PV elements are included. Whenever
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(a) Component model (b) Markov chain
model
Figure 6.9: The component model and Markov chain model for reliability of a series PV
system are shown in (a) and (b), respectively.
there is a fault in one of the PV panels, the series string is considered to be open-circuited
and the system fails. This system can be modeled as n PV elements in series, where n is the
number of PV elements. The corresponding component-based reliability diagram is shown
in Fig. 6.9 (a) and the Markov chain model is shown in Fig. 6.9 (b). Only the initial state
in the Markov chain is a surviving state. The failure rate λp of each PV panel is assumed
to be constant during the useful life of the system.
PV with Cascaded dc-dc Converters
The reliability models for a PV system that employs cascaded dc-dc converters can also be
expressed in somewhat simple terms. If one of the dc-dc converters in the series string fails,
then the system fails as it can no longer deliver any power. The dc-dc converter failure
can be thought of as an open circuit in the string. On the other hand, when a PV panel
fails, the system can still operate, presumably at a lower output power level. The system is
no longer operational when all of the PV panels fail since there would be no output power
from the system. An easy way to represent this in the component-based reliability model,
as shown in Fig. 6.10 (a), is to have the dc-dc converters in series and the PV panels in
parallel. An equivalent Markov chain model is shown in Fig. 6.10 (b). As can be seen from
the Markov chain model, the dc-dc converter failure states are absorbing which indicates
that they system fails. Both models show n PV elements and n cascaded dc-dc converters
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with constant failure rates λp and λd, respectively.
(a) Component model (b) Markov chain model
Figure 6.10: The component model and Markov chain model for reliability of a PV system
with cascaded dc-dc converters are shown in (a) and (b), respectively.
PV with Differential Converters
The PV system that includes differential converters can be modeled using the same ap-
proaches as the other systems. As in the series PV system case, the PV elements can be
modeled in series. In parallel with each PV element are one or two differential converters
depending on its location in the system. The first and last PV element can only be bypassed
by one circuit in the event of a failure. The rest of the PV elements can be bypassed by two
differential converters. Hence, from a reliability model perspective, the PV elements and
differential converters are modeled in parallel as shown in Fig. 6.11. A Markov chain model
can also be constructed for this system and is shown in an abbreviated form in Fig. 6.12.
In the Markov chain model, it can be seen that when a single component fails, the system
survives. In other words, all of the states in the first level of the Markov chain are surviving
states. Both models show n PV elements and n − 1 differential converters with constant
failure rates λp and λd, respectively.
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6.3.2 Reliability Analysis
The next step that must be taken is analyzing the reliability of the system models obtained.
This analysis will take an axiomatic interpretation of reliability and make a few assumptions.
One assumption is that components in the system fail randomly. While there may in fact
be a deterministic cause for each failure, a probabilistic framework allows us to model and
analyze the system in a tractable manner. With this approach in mind, let T be a random
variable representing the time to failure of a component. The reliability R of that component
at time t is the probability that T is great than t and can be expressed as
R(t) = Pr {T > t} (6.3)
Similarly, the unreliability Q of a component can be expressed as
Q(t) = Pr {T ≤ t} = 1−R(t) (6.4)
Another assumption is that the failures are independent and exponentially distributed.
This means that the failure rate λ is constant (i.e., in the bottom part of the “bathtub
curve”) during the lifetime of a component. With this assumption the reliability of a given
component is
R(t) = e−
∫
λdt = e−λt (6.5)
The result is that the mean time to failure (MTTF) is simply found to be
MTTF =
∫ ∞
0
R(t)dt =
1
λ
(6.6)
Figure 6.11: Component model for PV system with differential converters.
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Figure 6.12: Markov chain model for PV system with differential converters.
A final assumption made to simplify the analysis will be that the failure rates of the same
component type are the same. In our case, the failure rate of each of the PV elements is the
same (i.e., λp,1 = λp,2 = · · · = λp,n = λp), and the failure rate of each of the dc-dc converters
(either cascaded or differential) is the same (i.e., λd,1 = λd,2 = · · · = λd,n = λd). This is a
reasonable assumption since most installations use the same components that are rated for
the same life. The differential converters are likely to have a lower failure rate than cascaded
converters, since they operate at lower relative stress and can avoid large components.
Series PV System
The reliability analysis is quite simple for the series PV system with n components since
all the components are in series from a reliability perspective. The reliability of the overall
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system is
R(t) = Pr{T > t}
= Pr{T1 > t, T2 > t, . . . , Tn > t}
= Pr{T1 > t} · Pr{T2 > t} · · ·Pr{Tn > t}
= e−λp,1t · e−λp,2t · · · e−λp,nt
=
n∏
i=1
e−λp,it (6.7)
This demonstrates that the reliability of the series system is the product of the reliability of
each component. This product can be further simplified if we assume that the failure rate
of each PV panel is the same. Hence, the reliability of the system becomes
R(t) = e−nλpt (6.8)
The same result can be obtained by analyzing the Markov chain. The state space equation
that represents the transitions in Fig. 6.9 (b) is
d
dt

pi1
pi2
...
pin+1
 =

−nλp 0 · · · 0
λp 0 · · · 0
...
...
. . .
...
λp 0 · · · 0


pi1
pi2
...
pin+1
 (6.9)
Since state pi1 is the only surviving state in the system, the reliability of the system is the
probability of being in state pi1. This can be found by solving (6.9) for pi1 which is
R(t) = pi1(t) = e
−nλpt (6.10)
This result is the same as (6.8) and confirms that both modeling approaches are acceptable
for this system.
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PV with Cascaded dc-dc Converters
The reliability analysis for the PV system that utilizes dc-dc converters to maximize output
power will mainly focus on the component model. The Markov chain model would provide
the same result but is more complicated for the system under study. Based on the component
model, the reliability of the system is found by aggregating the parallel PV components into
one component that is in series with the dc-dc converters. The reliability Rpv of the parallel
PV components is found by utilizing the unreliability Qpv and is
Rpv(t) = 1−Qpv(t)
= 1− (1− Pr{T1 > t}) · · · (1− Pr{Tn > t})
= 1−
n∏
i=1
(1−Rp,i(t))
= 1−
n∏
i=1
(1− e−λp,it) (6.11)
This result can be used to find the system reliability which is given by
R(t) = Rpv(t)Rdc,1(t) · · ·Rdc,n(t)
=
(
1−
n∏
i=1
(1− e−λp,it)
)
n∏
i=1
e−λd,it (6.12)
Using the assumption that the failure rate of each like component is the same, the reliability
equation can be simplified to
R(t) =
(
1− (1− e−λpt)n) e−nλdt (6.13)
PV with Differential Converters
The PV system with differential converters uses the circuits to not only increase total power
output but also increase system reliability. As with the previous system, the Markov chain
model could also be used, but the component model provides sufficient detail without added
complexity. The component model is formed by a series string of parallel components. Each
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parallel segment can be aggregated into one component that is analyzed in series with the
rest. If R1(t), R2(t), . . . , Rn(t) represent the reliability function for each parallel aggregate,
then the system reliability function is
R(t) = R1(t)R2(t) · · ·Rn(t) (6.14)
As in the two previous systems, the assumption that the failure rate for like components is
equal is made. The reliability for the first and last segment is therefore
R1(t) = Rn(t) = 1− (1− e−λpt)(1− e−λat)
= e−λpt + e−λat − e−(λp+λa)t (6.15)
The reliability of all of the intermediate segments are
R2(t) = · · · = Rn−1(t) = 1− (1− e−λpt)(1− e−λat)2 (6.16)
These results can be substituted back into (6.14) to arrive at the system reliability function
which is
R(t) = [R1(t)]
2 [1− (1− e−λpt)(1− e−λat)2]n−2 (6.17)
6.3.3 Reliability Comparison
The reliability of each system can be compared using the reliability functions obtained. The
reliability metric of mean time to failure (MTTF) will be used for comparison. To start, it is
assumed that the MTTF of each PV panel is 50 years and the MTTF of each dc-dc converter
is 15 years. Given these MTTF’s, the failure rate λ of each component is shown in Table
6.1. If more accurate MTTF data is available to the reader, the system reliabilities obtained
could be easily updated. The MTTF of a system is found by integrating the reliability
function
MTTF =
∫ ∞
0
R(t)dt (6.18)
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Table 6.1: Component Parameters
PV Panel Cascaded Converter Differential Converter
MTTF (yr.) 50 15 15
λ 0.02 0.067 0.067
The final step is to examine a couple of sample systems. A system with 4 PV panels is
examined and a system with 20 PV panels is examined. This gives a sense of how reliability
is affected as n, the number of PV elements, goes up. Using equations (6.8), (6.13), and
(6.17) the reliability functions are plotted in Fig. 6.13. It can be seen from the graphs that
the reliability for the system with differential converters is the highest, followed by the basic
series PV system, and trailed by the system with cascaded dc-dc converters in both cases.
(a) 4 PV panels (b) 20 PV panels
Figure 6.13: Reliability of the series PV system, PV system with cascaded dc-dc
converters, and PV system with differential converters when there are (a) 4 PV panels and
(b) 20 PV panels.
The benefit of the differential converters is more apparent when the number of panels
increases. The differential system reliability is considerably higher than the other two system
architectures. The MTTF of each system is found using (6.18) and is shown in Fig. 6.14
and Table 6.2. In PV systems that have 4 PV elements, the MTTF of the system with
differential converters is nearly double that of the series PV system and almost four times
greater than the system with cascaded dc-dc converters. Similarly, for PV systems that
have 20 PV elements, the MTTF of the system with differential converters is about five
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Table 6.2: Reliability Comparison
Series PV Cascaded dc-dc Active Bypass
Converters Circuits
MTTF (yr.), n = 4 12.5 3.74 19.2
MTTF (yr.), n = 20 2.5 0.75 9.10
times longer than of the series PV system and almost ten times longer than the system with
cascaded dc-dc converters.
Figure 6.14: Mean time to failure (MTTF) of a PV system as the number of panels in the
system varies.
6.4 Experimental Results
Hardware prototypes of differential converters were designed and tested at both the PV
panel level and at the sub-panel level. The panel-level prototype was built with discrete
components on a PCB and was tested using a series string of PV panels. The results of
the panel-level prototype demonstrated the basic energy conversion concepts and provided
insight for future prototypes. The sub-panel differential converter prototype was designed
to use more integrated components. Results from the sub-panel prototype show maximum
power point tracking on a sub-panel level. Both designs use a buck-boost topology and are
geared towards an element-to-element architecture.
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6.4.1 Panel Level Prototype
The initial hardware prototype of the differential converter was designed to operate at the
panel level. Differential converters with a buck-boost topology connected to neighboring
nodes (element-to-element architecture) were designed with component values of L = 33
µH, C = 50 µF, and a switching frequency of 250 kHz. Discrete components were used
for the inductor, capacitors, switches, gate drive circuit. Converter schematic, PCB board
files, and other details of the hardware setup are included in the appendix. The converters
were not optimized for efficiency, were hard switched, and did not enter into a light load
mode (e.g. pulse frequency modulation or similar techniques). Closed-loop control was not
included on the PCB, but an external FPGA was the intended controller. Some of the results
were published in [150].
Three differential converters were tested on four series PV panels. Each PV panel (model
BP7185N) was rated for 180 W and a maximum power point at IMPP = 5.14 A and VMPP =
36.0 V under standard test conditions. The PV panels rested on a roof facing south in
Urbana, Illinois, and cabling connected the panels to the laboratory test setup in the building
beneath. A boost converter with a resistive load tracked the global MPP. The efficiency of a
differential converter was tested over various inductor currents levels as shown in Fig. 6.15.
A photograph of a panel-level prototype is shown in Fig. 6.16.
Figure 6.15: Measured efficiency of the panel-level differential converter over the range of
inductor currents.
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Figure 6.16: A photograph of the panel-level differential converter prototype.
The differential power processing capabilities of the panel-level prototype are shown in
Fig. 6.17. In Fig. 6.17 (a), the inductor removes 0.7 A from the midpoint to reach the MPP
and in Fig. 6.17 (b) provides 0.8 A. The power processed by the differential converter is
about 23 W in both cases, over 4 times less than the power produced by the panel. This
demonstrates the basic promise that the MPP of the PV panels can be reached while only
processing a small fraction of the total power.
The panel-level prototype performed the basic function of differential power processing,
but several improvements were needed. First, the control for the first prototype was designed
to be off-board. Existing FPGA hardware in the lab was supposed to be used for closed-
loop control. Getting the sensed voltage and current signals to the controller in the midst of
large common-mode voltages was a major challenge to signal conditioning. Since closed-loop
control was not achieved, the differential converters ran in open loop. Another downside of
the panel-level prototype is that an isolated gate driver and isolated housekeeping supply
was used. While these components functioned without any problems, they are relatively
expensive, take up extra board space, and could be avoided.
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(a) Negative differential current (b) Positive differential current
Figure 6.17: The differential converter removes current in (a) and injects current in (b) to
reach the PV panel’s MPP.
6.4.2 Sub-Panel Level Prototype
The sub-panel hardware prototype was designed to use more integrated components. The
previous design had discrete switches, gate driver, housekeeping supply, etc. The sub-panel
hardware prototype was designed around a single, analog IC that would include all these
components along with feedback control. National Semiconductor’s LM20343 chip was se-
lected as it fit the design requirements quite well. It met the voltage and current ratings
needed for the sub-panel differential converter. It also had the ability to adjust the output
voltage via an analog reference voltage. This could be used by the MPPT loop to update
the output reference voltage. A diagram of the sub-panel hardware prototype is shown in
Fig. 6.18.
After completing the design, board layout, and part selection, the prototype was built
and tested. Two versions of the sub-panel differential converter were constructed. One used
a fixed MPP voltage reference and had no outer MPPT loop; the second version had a TI
MSP430 microcontroller that was programmed with a perturb and observe MPPT algorithm.
In the first version, the voltage reference of the converter could be set with a potentiometer
to the PV rated MPP voltage. The primary objective was to observe the performance of the
power stage. The power stage worked quite well with only a few minor adjustments needing
to be made. The differential converter was able to supply or sink current as needed. The
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Figure 6.18: Diagram of the sub-panel differential converter prototype. The switches, gate
drivers, compensation, and other control functions are integrated into the LM20343 analog
IC. An outer MPPT loop is performed by the MSP430 microcontroller. A perturb and
observe algorithm is used.
second version used a digital-to-analog converter to provide the output voltage reference.
The two versions of the sub-panel hardware prototype are shown in Fig. 6.19.
Efficiency measurements were taken with a lab power supply and an electronic load over a
range of input voltages. The efficiency of both sub-panel prototype versions is shown in Fig.
6.20. The microcontroller code was not optimized for lower power consumption and was
left in active mode the entire time the efficiency measurements were taken. This provides
a lower bound on its efficiency. As seen in Fig. 6.20, the efficiency curves are nearly the
same with a peak efficiency around 95% for both versions. The efficiency of the prototype
with the microcontroller is lower at lower output current levels. This is expected because
the control overhead stays the same as the power output decreases.
The sub-panel differential converters were tested outside with PV modules to demonstrate
their ability to harvest additional energy. The PV modules were rated for 20 W with the
MPP at 9.5 V and 2.3 A. Two strings of two modules each were connected to an HP
6050A electronic load. One string consisted of series PV modules and the other string had
a differential converter. The differential converter was operated with a constant voltage
reference. Each string was connected to one of the channels on an electronic load. The
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Figure 6.19: Photograph of the sub-panel differential converter prototypes.
electronic load tracked the global MPP of each string using a P & O algorithm and was
controlled by a computer. The electronic load changed its effective resistance to reach the
global MPP. The computer also recorded the experimental data. Fluke 45 multimeters were
used to measure the string currents because they had better accuracy than the electronic
load. The multimeters and the electronic load communicated with the computer using GPIB.
The global MPPT step rate was approximately one step per second due to the limited speed
of the electronic load.
The power and energy generated on a sunny, spring day by the two PV systems is shown
in Fig. 6.21. A small section of each PV panel was shaded (less than 5% of the panel surface
area) with a piece of paper. The differential system generates about 50% more power than
the series system during the 5 minute time interval of the test. This results in approximately
50% more energy generated at the end of the test period. The global MPP for each system
is reached after approximately 25 seconds. This is seen during the initial increase in power
in Fig. 6.21. The dip in power seen around 120 seconds is probably due to a cloud or
some other short-time decrease in solar radiation since it is seen to affect both systems.
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(a) Without microcontroller (b) With microcontroller
Figure 6.20: The measured efficiency of sub-panel differential converter prototypes (a)
without a microcontroller and (b) with a microcontroller.
Further test results for other partial shading and non-shaded conditions can be found in the
appendix. Care was taken to angle the panels equally and to ensure that strings matched
each other well under the same conditions so that any differences in the two PV strings
would not impact the results. The power is calculated by multiplying the measured string
voltage and current at each sample. The cumulative energy is computed by integrating the
power curves.
(a) Power (b) Energy
Figure 6.21: The measured (a) power and (b) energy generated by two PV strings under
5% partial shaded conditions.
PV and differential converter states for two shading conditions are shown in Fig. 6.22.
140
When the upper PV sub-string of two sub-strings is partially shaded, its maximum power
point current decreases. The differential converter enables the lower sub-string to bypass its
current around the shaded module. The resulting inductor current is negative, as shown in
Fig. 6.22 (a). When the lower PV sub-string is partially shaded the differential converter
injects current into the intermediate node to enable MPP operation, as shown in Fig. 6.22
(b).
(a) Negative Current (b) Positive Current
Figure 6.22: PV voltage, current, and differential converter inductor current for a shading
condition that results in (a) negative inductor current and (b) positive inductor current.
These experimental results demonstrate the potential of differential power processing.
Differential power processing enables a series PV system to track the true global MPP by
reaching the MPP of each PV element. Only a small fraction of the total output power is
processed when a mismatch in MPP current exists. Differential power processing has the
potential to substantially improve the levelized cost of energy of PV systems. Because the
processed current is relatively small in most circumstances, it may be possible to integrate
differential converters in small packages or on chip for high volume, low cost production.
141
CHAPTER 7
CONCLUSION
This dissertation has presented techniques that improve the efficiency, performance, and re-
liability of dc systems. Motivating applications for this work include integrated circuit power
delivery and solar PV systems. Circuit-based methods that process only small amounts of
total power to meet control objectives are introduced. Augmenting dc-dc converters with
additional energy paths enables transient response capabilities that are beyond the phys-
ical limits of conventional converters. Differential power processing allows heterogeneous,
series-connected sources and loads to operate under optimal conditions without processing
the entire power. Additional cascaded conversion stages are avoided. The energy efficiency
and reliability benefits have been analyzed and experimentally verified for series-connected
digital circuit loads and series PV strings.
Voltage regulation is an important, challenging role that dc-dc converters play. Low-
voltage, high-current loads such as microprocessors have extreme dynamics with current
slews up to 300 A/µs. Advanced control schemes and several mF of on-board capacitance is
necessary to mitigate supply voltage deviation in these applications. Adding energy paths
to conventional dc-dc converters can improve transient response to levels beyond established
minimum time control limits. Only small amounts of energy are sourced or sinked during
infrequent, large-signal transients. Inductor current can transition directly from one steady-
state operating point to the next without any overshoot. Control bandwidth limitations
due to the inherent non-minimum phase behavior of boost converters can be overcome with
augmentation. Analysis shows that power loss in augmentation paths is related to load step
size and frequency, not augmentation path impedance. Experimental results for augmented
buck and boost converters demonstrate significant benefits over conventional converters.
Voltage deviation is nearly nullified, and settling time is halved for the large-signal load
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steps examined. Power loss measurements are aligned with theoretical analysis as well.
Differential power processing rethinks energy conversion. Conventional approaches require
adding cascaded conversion stages to attain independent operating conditions for dc sources
and loads. The entire power is processed all the time. Differential power processing enables
series-connected sources and loads to operate at their optimal conditions while only process-
ing a small portion of the total power. Bulk power is conducted through the series elements
and is processed only once by a central converter. Element-to-element, bus-to-element, and
hybrid differential power architectures are analyzed and compared. Element-to-element dif-
ferential converters have low component ratings and are well suited for local control. Bus-to-
element converters allow sections of a series string to be turned off, which is useful in highly
heterogeneous situations. Monte Carlo simulations were run to highlight the tradeoffs of the
various differential architectures. The total power processed by differential converters can
be minimized in systems with n elements and n differential converters.
A paradigm shift in power delivery is introduced with differential power processing. In-
stead of power supplies conforming to the increasingly challenging demands of dc loads, loads
are organized and managed in such a way that aids power delivery. Differential power de-
livery architectures are described and compared for homogeneous and heterogeneous loads.
Methods of voltage regulation for series-connected voltage domains ranging from software to
hardware are presented. Analysis shows that differential voltage regulators can have lower
efficiency than cascaded voltage regulators and still result in a more efficient overall system.
The overall power delivery efficiency of differential systems is also shown to be higher than
cascaded systems. Simulation and experimental results for four series domains with digital
circuit loads validate the concept.
Solar PV systems can increase energy generation and improve reliability with differen-
tial converters. The MPP of each series PV element is reached without breaking the series
connection. Because only the difference in MPP currents is injected at intermediate nodes,
the total energy processed is comparatively small. Local controllers can be used to imple-
ment MPP tracking algorithms, distributed monitoring, and protection schemes. System
reliability is modeled and compared for series, cascaded, and differential PV system. The
differential system has 5 to 10 times longer mean time to failure. Experimental results
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for panel level and sub-panel level prototypes demonstrate the potential of this approach.
Approximately 50% more energy is generated under tested partial shading conditions with
a differential system. Differential converter prototypes provide either negative or positive
current depending on environmental conditions.
7.1 Future Work and Improvements
Extensions of this work will further improve and refine it. Converter augmentation has
only been tested on buck and boost converters so far. It would be interesting to see the
benefits of augmentation for a buck-boost converter because it is a non-minimum phase
system but would not require an additional voltage source as is the case for an augmented
boost converter. Isolated converter topologies may also benefit from augmentation. Other
augmentation path impedances could also be explored to reduce power loss and recover
augmentation energy. Improved control schemes such as PWM control of augmentation
paths may allow more flexibility of in-path impedances. More analysis could be done to
determine the minimum settling with augmentation.
Differential power processing opens up a whole new branch of research. LED lighting, fuel
cells, data centers, and numerous other applications could be enhanced with this approach.
More work is needed on software, firmware, and hardware pieces for series computational
loads. On-chip, differential converters could be the way forward for integrated power elec-
tronics. Loads at the other end of the spectrum could be explored at the board or blade
level in telecommunications and computer servers. Isolated differential converters may have
unique advantages and challenges. Another key component that needs more work is load
balancing in software and firmware. If load management can be developed further, the size,
cost, and complexity of differential converters can be reduced substantially. Determining
the tradeoffs and control hierarchy for heterogeneous loads also needs further examination.
Differential converters for solar PV have more room for development. Communication
and coordination of distributed converters can be investigated. More accurate and detailed
models for power loss and reliability will enable more comprehensive analysis of differential
systems. Failure modes and response mechanisms could be included. Methods of imple-
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menting protection and monitoring using differential converters also could be researched.
Experimental results for a long string of series elements would be useful. Bus-to-PV con-
verters with an isolated topology should be examined in more detail as well.
Several open problems exist for differential power processing. It would be helpful to
develop small-signal and large-signal models to aid in understanding system behavior and
designing controllers. More work could be done on examining the tradeoffs of various control
schemes including the overhead of each. Quantifying the benefits and limitations of more
advanced or complex control techniques would help system designers decide if they are
worth the extra effort. Other special cases such as start-up, shut-down, etc. should also be
explored.
The main thrust of differential power processing examined in this dissertation is over-
coming current mismatch of series elements. Differential power processing can also be used
to overcome voltage mismatch of parallel elements. Instead of controllable current sources,
controllable voltage sources could be constructed to allow parallel circuits to operate with
independent voltage levels. This duality could be explored further in the future.
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APPENDIX A
HARDWARE PROTOTYPES
This appendix has schematics and board layouts of the PCBs. It also has the bill of materials
for each hardware prototype.
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Table A.1: Augmented buck converter bill of materials
Part Description Quantity Part Number Part Value
MOSFET 4 FDD6796ACT-ND
Schottky Diode [1] MBRD1045T4GOSCT-ND
Aug MOSFET 6 ZXMN6A08GCT-ND
Gate Driver Lo 3 IR4427SPBFCT-ND
Gate Driver Hi 4 LTC4446EMS8E#PBF-ND
Current Sense IC 2 ADM4073FWRJZ-REEL7
Inductor 1 DO5040H-104ML 100µH
5V Regulator 1 576-1154-1-ND
Buffers 3 MM74HC125MXCT-ND
Resistors
Ballast 1 PWR4318W24R0JECT-ND 24 Ω
Aug Resistors 2 RHM.51SCT-ND 0.51 Ω
2 541-1.0VCT-ND 1 Ω
2 541-2.0VCT-ND 2 Ω
2 541-3.0VCT-ND 3 Ω
Current Sense R 2 WSHA-.05CT-ND 0.05 Ω
Snubber R 2 541-2.0KVCT-ND 2 kΩ
Buffer Input 10 RHM590FCT-ND 590 Ω
Gate Drive Out 10 RHM2.7ERCT-ND 2.7 Ω
Capacitors
Power C 4 PCE4442CT-ND 100 µF
Power C 4 399-5777-1-ND 4.7 µF
Power C 4 445-3487-1-ND 22 µF
Snubber C 2 399-1223-1-ND 1200 pF
IC Supply Filters 13 490-1807-1-ND 1 µF
Bootstrap Caps 4 445-4016-1-ND 0.22 µF
Diodes
Snubber D 2 1N4448W-FDICT-ND
Bootstrap 4 1N4448W-FDICT-ND
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Table A.2: Augmented boost converter bill of materials
Part Description Quantity Part Number Value
Main MOSFET 6 FDD6796ACT-ND
Schottky Diode 2 MBRD1045T4GOSCT-ND 10A, 45V
Augmented MOSFET 6 ZXMN6A08GCT-ND 60V, 3.8A
Low side gate driver IC 3 IR4427SPBFCT-ND
Dual MOSFET driver IC 2 497-8496-1-ND
Current Sense IC 3 ADM4073FWRJZ-REEL7
Linear Regulator IC 1 MIC2954-03WS TR 5V, 250 mA
Voltage Translator IC 3 HEF4104BT,653
Linear Regulator IC 1 MCP1804T-1802I/MB 1.8V, 100mA
High side gate driver 3 FAN7083CMX F085CT-ND
Main Inductor 1 SER2918H-223 22µH
Aug Inductor 1 SER2918H-333 33µH
Resistors
RES 1% 1210 2 RHM.51SCT-ND .51Ω, 1/2 W
RES 5% 1210 2 541-1.0VCT-ND 1.0Ω, 1/2 W
RES 5% 1210 2 541-2.0VCT-ND 2.0Ω, 1/2 W
Current Sense Resistor 3 WSHA-.05CT-ND
RES 1% 1206 10 RHM590FCT-ND 590Ω, 1/4 W
Gate Drive Out 12 RHM2.7ERCT-ND
Capacitors
Electrolytic Capacitor, 20% 4 EEE-FP1V221AP 220µF, 35V
Electrolytic Capacitor, 20% 2 PCE4442CT-ND 100µF, 35V
Ceramic Capacitor, X8L, 1210 6 399-5777-1-ND 4.7µF, 25V
Ceramic Capacitor, Y5V, 2220 6 C5750Y5V1H226Z 22µF, 50V
IC Supply Filters 16 490-1807-1-ND
Diodes
Bootstrap Diode 3 1N4448W-FDICT-ND
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Table A.3: Bill of materials for series load voltage domains prototype
Part Description Quantity Part Number Value
Microcontroller IC 12 MSP430G2132
Low side gate driver IC 4 IR4427S
Low side MOSFET 3 IRF8707
Digital isolator IC 3 ISO7241
Load switch MOSFET 8 NTD40N03R
Reset push button 12
Test point (voltage) 55 TPPAD1-17
Synchronous buck converter IC 3 TPS54550
Jumper 4 2 pin
Jumper 1 4 pin
Jumper 4 8 pin
Jumper 12 14 pin
Ceramic Capacitor, 1206 3 0.1 µF
Ceramic Capacitor, 1206 6 1.2 nF
Resistor, 1206 3 1.65 kΩ
Ceramic Capacitor, 1206 3 1 µF
Load Resistor 12 2 Ω
Ceramic Capacitor, 1206 4 4.7 µF
Inductor 3 6.8 µH
Ceramic Capacitor, 1206 12 10nF
Ceramic Capacitor, 1206 21 10µF
Resistor, 1206 3 12.4 kΩ
Resistor, 1206 3 24 Ω
Resistor, 1206 12 47 kΩ
Resistor, 1206 8 50 kΩ
Potentiometer, 3296W 6 100 kΩ
Resistor, 1206 8 100 kΩ
Electrolytic Capacitor, 6,3X7,7 11 100 µF
Resistor, 1206 3 150 kΩ
Ceramic Capacitor, 1206 3 220 pF
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Table A.4: Bill of materials for panel-level differential converter
Part Description Quantitiy Part Number Value
MOSFET 2 FDMS86103L 100V, 49A, 8mΩ
Current Sense Amplifier IC 1 INA199A3DCKR 200 V/V
Schottky Diode 2 MBR0530
Inductor 1 MSS1246 56 µH
Isolated gate driver IC 1 SI8231
Ceramic Capacitor, 1206 2 1 µF
Resistor, 1206 1 3 mΩ
Resistor, 1206 1 6 kΩ
Resistor, 1206 1 10 kΩ
Ceramic Capacitor, 1206 2 10 µF
Ceramic Capacitor, 2220 5 10 µF
Ceramic Capacitor, 1206 1 50 nF
Resistor, 1206 1 94 kΩ
Ceramic Capacitor, 1206 1 100 pF
Isolated housekeeping supply 1 Cincon
Diode 1
Table A.5: Bill of materials for sub-panel differential converter without microcontroller
Part Description Quantity Part Number Value
Synchronous Buck Regulator IC 1 LM20343
Schottky diode, DO-214AC 1 10M6778 1A, 30V
Inductor 1 MSS1278T-563MLB 56 µH
Ceramic Capacitor, X7R, 1206 1 90R7794 1µF, 25V
Ceramic Capacitor, X7R, 1206 4 90R7801 4.7µF, 25V
Ceramic Capacitor, X7R, 1206 1 70K9167 0.1µF, 50V
Ceramic Capacitor, X7R, 1206 1 06H5184 2.2nF, 200V
Thick Film Resistor, 1%, 1206 1 64R5452 22kΩ, 250mW
Thick Film Resistor, 1%, 1206 3 64R5443 150kΩ, 250mW
Thick Film Resistor, 1%, 1206 1 64R5431 10kΩ, 250mW
Potentiometer (Fsw, Vref) 2 16F7161 100kΩ
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Table A.6: Bill of materials for sub-panel differential converter with microcontroller
Part Description Quantity Part Number Value
Synchronous Buck Regulator IC 1 LM20343
Current Sense Amplifier IC 1 INA195AIDBVT 100V/V
Digital to Analog Converter IC 1 DAC7311 12-bit
Linear Regulator IC 1 LM3480 3.3V
Microcontroller IC 1 MSP430G2131
Schottky diode, DO-214AC 1 10M6778 1A, 30V
Inductor 1 MSS1278T-563MLB 56 µH
Ceramic Capacitor, X7R, 1206 3 90R7794 1µF, 25V
Ceramic Capacitor, X7R, 1206 4 90R7801 4.7µF, 25V
Ceramic Capacitor, X7R, 1206 2 70K9167 0.1µF, 50V
Ceramic Capacitor, X7R, 1206 1 06H5184 2.2nF, 200V
Ceramic Capacitor, X5R, 1206 5 48T2924 10µF, 6.3V
Ceramic Capacitor, X7R, 1206 1 14N2183 0.01µF, 100V
Thick Film Resistor, 1%, 1206 1 64R5452 22kΩ, 250mW
Thick Film Resistor, 1%, 1206 4 64R5443 150kΩ, 250mW
Thick Film Resistor, 1%, 1206 1 64R5431 7kΩ, 250mW
Thick Film Resistor, 1206 1 16F7161 250kΩ
Current Sense Resistor, 1%, 2512 1 ERJ-M1WSF8M0U 8mΩ, 1W
Thick Film Resistor, 1206 1 47kΩ
Thick Film Resistor, 1206 1 100kΩ
Thick Film Resistor, 1206 1 36kΩ
Thick Film Resistor, 1206 1 30kΩ
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Figure A.1: Schematic of power path components for augmented buck converter.
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Figure A.2: Schematic of control components for augmented buck converter.
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Figure A.3: Printed circuit board layout for augmented buck converter.
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Figure A.4: Schematic of resistive loads for four series voltage domains.
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Figure A.5: Schematic of microcontrollers on top two series voltage domains.
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Figure A.6: Schematic of microcontrollers on bottom two series voltage domains.
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Figure A.7: Schematic of differential voltage regulators for series voltage domains.
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Figure A.8: Printed circuit board layout for series load voltage domains.
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Figure A.9: Schematic for panel level differential PV converter.
160
Figure A.10: Printed circuit board layout for panel level differential PV converter.
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Figure A.11: Schematic for sub-panel level differential PV converter without active MPPT.
Figure A.12: Printed circuit board layout for sub-panel level differential PV converter
without active MPPT.
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Figure A.13: Schematic for sub-panel level differential PV converter with active MPPT.
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Figure A.14: Printed circuit board layout for sub-panel level differential PV converter with
active MPPT.
(a) Power (b) Energy
Figure A.15: The measured (a) power and (b) energy generated by two PV strings under
5% partial shaded conditions. One string has a differential converter.
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(a) Power (b) Energy
Figure A.16: The measured (a) power and (b) energy generated by two PV strings under
5% partial shaded conditions. Both strings do not have any dc-dc converters.
(a) Power (b) Energy
Figure A.17: The measured (a) power and (b) energy generated by two PV strings under
5% partial shaded conditions. Both strings do not have any dc-dc converters.
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APPENDIX B
SIMULATION FILES
Listing B.1: P & O MPPT function in Matlab Simulation
1 f unc t i on d = fcn (Pow)
2 %#codegen
3
4 p e r s i s t e n t duty ;
5 p e r s i s t e n t storeLastPow ;
6 p e r s i s t e n t s to r eLas tD i r ;
7
8 i f ( isempty ( duty ) )
9 duty = 0 . 5 ;% - . 0 2 ; %0.5;
10 s t o r eLas tD i r = 1 ;
11 storeLastPow = 0 ;
12 end
13 ∆ = 0 .000 25 ;
14 lastPow = storeLastPow ;
15 l a s t D i r = s to r eLas tD i r ;
16 PowDiff = Pow - lastPow ;
17
18 i f ( PowDiff == 0)
19 %do nothing
20
21 e l s e i f ( PowDiff > 0)
22 i f ( l a s t D i r > 0) % + Pow, +step
23 duty = duty + ∆ ;
24 l a s t D i r = 1 ;
25 e l s e % +Pow, - s tep
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26 duty = duty - ∆ ;
27 l a s t D i r = - 1 ;
28 end
29 e l s e i f ( l a s t D i r > 0) % -Pow, + step
30 duty = duty - ∆ ;
31 l a s t D i r = - 1 ;
32 e l s e % - Pow, - s tep
33 duty = duty + ∆ ;
34 l a s t D i r = 1 ;
35 end
36
37 s t o r eLas tD i r = l a s t D i r ;
38 storeLastPow = Pow;
39 d = duty ;
Listing B.2: Simulation post-processing file for generating plots
1 % This post p r o c e s s i n g f i l e takes the r e s u l t s o f the s imu la t i on and
2 % automat i ca l l y gene ra t e s graphs o f s e l e c t e d s i g n a l s . These graphs can be
3 % exported with much h igher q u a l i t y than scope images . They can a l s o be
4 % automated .
5 % Pradeep Shenoy , Nov 11 , 2011
6
7 % - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
8 % Load s imu la t i on r e s u l t s f i l e i n to workspace
9 % - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
10
11 var = load ( ' duty ' , ' ans ' ) ;
12 var2 = load ( ' simOut ' , ' data ' ) ;
13
14 % - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
15 % Parse out and rename each d e s i r e d s i g n a l
16 % - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
17
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18 time = 1e3*var . ans . time ( : ) ; % s imu la t i on time vec to r s c a l e d to
m i l l i s e c o n d s
19 duty2 = var . ans . data ( : , 1 ) ; % duty c y c l e o f d i f f conve r t e r 2
20 duty3 = var . ans . data ( : , 2 ) ; % duty c y c l e o f d i f f conve r t e r 3
21 Vpv1 = var2 . data ( 2 , : ) ;
22 Vpv2 = var2 . data ( 3 , : ) ;
23 Vpv3 = var2 . data ( 4 , : ) ;
24 Ipv1 = var2 . data ( 5 , : ) ;
25 Ipv2 = var2 . data ( 6 , : ) ;
26 Ipv3 = var2 . data ( 7 , : ) ;
27 IL1 = var2 . data ( 8 , : ) ;
28 IL2 = var2 . data ( 9 , : ) ;
29
30 % c r e a t e t h e o r e t i c a l r e f e r e n c e value
31 Vpv1max = 37.09* ones (1 , l ength ( time ) ) ;
32 Vpv2max = 37.09* ones (1 , l ength ( time ) ) ;
33 Vpv3max = 36.80* ones (1 , l ength ( time ) ) ;
34 Ipv1max = 5.09* ones (1 , l ength ( time ) ) ;
35 Ipv2max = 5.09* ones (1 , l ength ( time ) ) ;
36 Ipv3max = 4.58* ones (1 , l ength ( time ) ) ;
37 IL1theo = .679* ones (1 , l ength ( time ) ) ;
38 IL2theo = .338* ones (1 , l ength ( time ) ) ;
39
40
41 %- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
42 % Plot graphs
43 %- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
44
45 f i g u r e (1 )
46 p lo t ( time , duty3 , ' - ' , time , duty2 , ' : ' , ' l i n ew id th ' , 2 )
47 x l a b e l ( 'Time (ms) ' , ' FontWeight ' , ' bold ' , ' FontSize ' , 24 , 'FontName ' , 'Times New
Roman ' ) ;
48 y l a b e l ( 'Duty Ratio ' , ' FontWeight ' , ' bold ' , ' FontSize ' , 24 , 'FontName ' , 'Times New
Roman ' ) ;
49 xlim ( [ 5 , 1 0 0 ] ) ;
50 ylim ( [ 0 . 4 9 7 5 , 0 . 5 0 1 ] )
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51 l egend ( ' D i f f e r e n t i a l Converter 1 ' , ' D i f f e r e n t i a l Converter 2 ' ) ;
52 g r id on ;
53 s e t ( gca , ' FontWeight ' , ' bold ' , ' FontSize ' , 18 , 'FontName ' , 'Times New Roman ' ) ;
54
55 f i g u r e (2 )
56 p lo t ( time , Vpv1 , time , Vpv2 , time , Vpv3 , time , Vpv1max , ' - . ' , time , Vpv3max , ' - . ' , '
l i n ew id th ' , 2 )
57 x l a b e l ( 'Time (ms) ' , ' FontWeight ' , ' bold ' , ' FontSize ' , 24 , 'FontName ' , 'Times New
Roman ' ) ;
58 y l a b e l ( ' Voltage (V) ' , ' FontWeight ' , ' bold ' , ' FontSize ' , 24 , 'FontName ' , 'Times
New Roman ' ) ;
59 xlim ( [ 5 , 1 0 0 ] ) ;
60 l egend ( 'V {PV,3} ' , 'V {PV,2} ' , 'V {PV,1} ' , 'V {MPP,2&3} ' , 'V {MPP,1} ' , ' Locat ion
' , ' East ' ) ;
61 g r id on ;
62 s e t ( gca , ' FontWeight ' , ' bold ' , ' FontSize ' , 18 , 'FontName ' , 'Times New Roman ' ) ;
63
64 f i g u r e (3 )
65 subplot ( 2 , 1 , 1 )
66 p lo t ( time , Ipv1 , time , Ipv2 , time , Ipv1max , ' - . ' , ' l i n ew id th ' , 2 )
67 y l a b e l ( ' Current (A) ' , ' FontWeight ' , ' bold ' , ' FontSize ' , 24 , 'FontName ' , 'Times
New Roman ' ) ;
68 xlim ( [ 5 , 1 0 0 ] ) ;
69 l egend ( ' I {PV,3} ' , ' I {PV,2} ' , ' I {MPP, t h e o r e t i c a l } ' , ' Locat ion ' , ' NorthEast ' ) ;
70 g r id on ;
71 s e t ( gca , ' FontWeight ' , ' bold ' , ' FontSize ' , 18 , 'FontName ' , 'Times New Roman ' ) ;
72
73 subplot ( 2 , 1 , 2 )
74 p lo t ( time , Ipv3 , time , Ipv3max , ' - . ' , ' l i n ew id th ' , 2 )
75 x l a b e l ( 'Time (ms) ' , ' FontWeight ' , ' bold ' , ' FontSize ' , 24 , 'FontName ' , 'Times New
Roman ' ) ;
76 y l a b e l ( ' Current (A) ' , ' FontWeight ' , ' bold ' , ' FontSize ' , 24 , 'FontName ' , 'Times
New Roman ' ) ;
77 xlim ( [ 5 , 1 0 0 ] ) ;
78 l egend ( ' I {PV,1} ' , ' I {MPP, t h e o r e t i c a l } ' , ' Locat ion ' , ' SouthEast ' ) ;
79 g r id on ;
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80 s e t ( gca , ' FontWeight ' , ' bold ' , ' FontSize ' , 18 , 'FontName ' , 'Times New Roman ' ) ;
81
82 f i g u r e (4 )
83 p lo t ( time , IL2 , time , IL1 , time , IL1theo , ' - . ' , time , IL2theo , ' - . ' )
84 x l a b e l ( 'Time (ms) ' , ' FontWeight ' , ' bold ' , ' FontSize ' , 24 , 'FontName ' , 'Times New
Roman ' ) ;
85 y l a b e l ( ' Current (A) ' , ' FontWeight ' , ' bold ' , ' FontSize ' , 24 , 'FontName ' , 'Times
New Roman ' ) ;
86 xlim ( [ 5 , 1 0 0 ] ) ;
87 ylim ( [ - . 5 , 2 ] ) ;
88 l egend ( ' I {L,1} ' , ' I {L,2} ' , ' I {L , 1 ( t h e o r e t i c a l ) } ' , ' I {L , 2 ( t h e o r e t i c a l ) } ' ) ;
89 g r id on ;
90 s e t ( gca , ' FontWeight ' , ' bold ' , ' FontSize ' , 18 , 'FontName ' , 'Times New Roman ' ) ;
91
92 % f i g u r e (5 )
93 % plo t ( time , Ipv1 .*Vpv1+Ipv2 .*Vpv2+Ipv3 .*Vpv3 , ' l inewidth ' , 2 )
94 % x l a b e l ( 'Time (ms) ' , ' FontWeight ' , ' bold ' , ' FontSize ' , 2 4 , 'FontName ' , ' Times
New Roman ' ) ;
95 % y l a b e l ( ' Power (W) ' , ' FontWeight ' , ' bold ' , ' FontSize ' , 2 4 , 'FontName ' , ' Times
New Roman ' ) ;
96 % xlim ( [ 5 , 1 0 0 ] ) ;
97 % %legend ( 'PV 1 ' , 'PV 2 ' , 'PV 3 ' , ' Location ' , ' East ' ) ;
98 % gr id on ;
99 % s e t ( gca , ' FontWeight ' , ' bold ' , ' FontSize ' , 1 8 , 'FontName ' , ' Times New Roman ' ) ;
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[b]
Figure B.1: Top level Simulink block diagram of differential power processing applied to
series PV.
Figure B.2: PLECS circuit schematic with three PV panels and two differential converters.
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Figure B.3: PV panel model implemented in PLECS.
Figure B.4: Differential converter model implemented in PLECS.
Figure B.5: Perturb and observe MPPT block in Simulink.
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APPENDIX C
CONTROLLER SOFTWARE
Listing C.1: MSP430 microcontroller code. Performs P & O to track MPP.
1
2 /*
3 * ======== Standard MSP430 i n c l u d e s ========
4 */
5 #inc lude <msp430 . h>
6
7 /*
8 * ======== Grace r e l a t e d i n c l u d e s ========
9 */
10 #inc lude < t i /mcu/msp430/ c s l /CSL . h>
11
12
13 /*
14 * ======= Write to the DAC r e g i s t e r to change analog output ============
15 */
16
17 // transmit word s e r i a l l y , MSB f i r s t
18 // t h i s func t i on must be be f o r e main ( )
19 void wr i t e dac ( unsigned i n t data )
20 {
21 unsigned i n t i ;
22
23 // s e l e c t dev i c e
24 P1OUT &= ¬(BIT4) ; // SYNC goes low to enable DAC
update
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25
26 // send b i t s 1 5 . . 0
27 f o r ( i = 0 ; i < 16 ; i++)
28 {
29 // s t a r t with l e f t m o s t b i t ( i . e . MSB f i r s t )
30 // s e t l i n e high i f b i t i s 1 , low i f b i t i s 0
31 i f ( data & 0x8000 ) // i f MSB i s one
32 P1OUT |= BIT2 ; // s e t data l i n e high
33 e l s e // e l s e MSB i s zero
34 P1OUT &= ¬(BIT2) ; // s e t data l i n e low
35
36 // pu l s e c l o ck to i n d i c a t e that b i t va lue should be read
37 P1OUT |= BIT3 ; // c l o ck high
38 P1OUT &= ¬(BIT3) ; // c l o ck low , data i s t r a n s f e r e d on
t r a n s i t i o n to low ( t r a i l i n g edge )
39
40 // s h i f t byte l e f t so next b i t w i l l be l e f t m o s t
41 data <≤ 1 ;
42 }
43
44 // d e s e l e c t dev i c e
45 P1OUT |= BIT4 ; // SYNC goes high to d i s a b l e DAC
update
46 }
47
48
49 /*
50 * ======== main ========
51 */
52
53 // I n i t i a l i z a t i o n
54 v o l a t i l e unsigned i n t Transmit Data ; // Data wr i t t en to the DAC, must be
in c o r r e c t format
55 v o l a t i l e unsigned i n t Vpv ; // Measured vo l tage o f the PV
element
56 v o l a t i l e unsigned i n t Ipv ; // Measured PV current
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57 v o l a t i l e unsigned long Ppv ; // Computed PV power
58 v o l a t i l e unsigned long Ppv las t ; // Computed PV power at prev ious
sampling i n t e r v a l
59 v o l a t i l e unsigned i n t Vref = 2000 ; // Voltage r e f e r e n c e f o r
d i f f e r e n t i a l conve r t e r . This i s the MPPT v a r i a b l e that i s perturbed
60 v o l a t i l e s i gned i n t s tep = 20 ; // The step s i z e taken in the MPPT
v a r i a b l e ( i . e . Vref ) every sampling i n t e r v a l
61
62 // Main func t i on
63 i n t main ( i n t argc , char *argv [ ] )
64 {
65 // I n i t i a l i z a t i o n
66 CSL init ( ) ; // Act ivate Grace - generated
c o n f i g u r a t i o n
67 P1OUT |= BIT4 ; // I n i t i a l i z e to be high to d i s a b l e DAC
update
68
69 // Main loop
70 whi le (1 )
71 {
72 // Sense vo l tage and cur rent
73 ADC10CTL0 |= ENC + ADC10SC; // Sampling and conver s i on
s t a r t
74 b i s S R r e g i s t e r (CPUOFF + GIE) ; // Enter Low Power Mode 0 (
LPM0) u n t i l conver s i on i s complete . ADC10 ISR w i l l f o r c e e x i t
75 Vpv = ADC10MEM; // Set Vpv to r e s u l t o f
sample on A1
76 ADC10CTL0 &= ¬(ADC10SC) ; // Reset s t a r t sampling /
conver s i on b i t
77 ADC10CTL0 |= ENC + ADC10SC; // Sampling and conver s i on
s t a r t
78 b i s S R r e g i s t e r (CPUOFF + GIE) ; // Enter LPM0. ADC10 ISR
w i l l f o r c e e x i t
79 Ipv = ADC10MEM; // Set Ipv to r e s u l t o f
sample on A0
80
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81 // Track maximum power po int with perturb & observe a lgor i thm
82 Ppv = Vpv * Ipv ; // Compute power
83 i f (Ppv > Ppv las t ) // Did the power i n c r e a s e
compared to the power at the l a s t s tep ?
84 Vref = Vref + step ; // Yes : take a step in the
same d i r e c t i o n
85 e l s e
86 {
87 s tep = - step ; // No : change d i r e c t i o n
88 Vref = Vref + step ; // Take a step in the new
d i r e c t i o n
89 }
90 Ppv las t = Ppv ; // Save the power
measurement f o r comparison next time
91
92 // Random s t u f f f o r t e s t purposes
93 // i f (Vpv < 0x1FF) // I s the measurement l e s s
than Vcc/2?
94 // P1OUT &= ¬(BIT6) ; // Yes , Clear P1 . 6
95 // e l s e
96 // P1OUT |= BIT6 ; // No , Set P1 . 6
97
98 // Update the DAC with the new vo l tage r e f e r e n c e
99 i f ( Vref > 0xFFF) // Check to see i f vo l t age
r e f e r e n c e i s above DAC range
100 Vref = 0xFFF ; // Limit Vref to DAC range
i f i t i s out o f bounds
101 Transmit Data = ( Vref<<2) ; // Transmit data i s Vref
s h i f t e d to the l e f t by two b i t s ( to meet DAC specs )
102 wr i t e dac ( Transmit Data ) ; // Update the DAC r e g i s t e r
to change analog output
103
104 // Enter low power mode 0 and wait f o r t imer to wake the system
back up
105 b i s S R r e g i s t e r (CPUOFF + GIE) ; // Enter LPM0. TimerA ISR
w i l l f o r c e e x i t
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106
107 }
108 re turn (0 ) ;
109 }
110
111
112
113 // ADC10 i n t e r r u p t s e r v i c e rou t in e . . . kinda . Some o f the code i s in the
Grace generated inc lude
114 void ADC10 ISR( void )
115 {
116 // This i n t e r r u p t rou t ine wait s f o r the sampling and conver s i on to be
done , then r e tu rn s the system to a c t i v e mode
117 }
118
119 // Timer A i n t e r r u p t s e r v i c e rou t ine . . . kinda . Some o f the code i s in the
Grace generated inc lude
120 void TimerA ISR ( void )
121 {
122 // The t imer waits f o r 1 second and then j u s t puts the system back in
a c t i v e mode .
123 }
177
APPENDIX D
ANALYSIS CODE
This appendix has files used in reliability analysis and Monte Carlo simulations.
Mathematica code for PV system reliability analysis
n = 20; (* number of PV elements *)
lamPV = 1/50; (* MTTF of PV elements *)
lamDC = 1/15; (* MTTF of cascaded dc-dc converters *)
lamAB = 1/15; (* MTTF of differential dc-dc converters *)
RserPV = Exp[−n ∗ lamPV ∗ t]; (* Reliability of series PV system *)
(* Reliability of PV system with cascaded dc-dc converters *)
RcasDC = (1− (1− Exp[−lamPV ∗ t])∧n) ∗ Exp[−n ∗ lamDC ∗ t];
(* Reliability of PV system with differential converters *)
RPVAB =
(Exp[−(lamPV ∗ t)] + Exp[−(lamAB ∗ t)]− Exp[−(lamPV + lamAB) ∗ t])∧2∗
(1− (1− Exp[−(lamPV ∗ t)]) ∗ (1− Exp[−(lamAB ∗ t)])∧2)∧(n− 2);
Plot[{RPVAB,RserPV,RcasDC}, {t, 0, 20},PlotRange→ Full,
AxesLabel→ {Time[yr], R[t]},
PlotLegend→ {“Differential”, “Series PV”, “Cascaded DC/DC”},
LegendSize→ 0.7,LegendSpacing→ 0.1,LegendTextSpace→ 7,
LegendPosition→ {.01, .2},LegendShadow→ {0.01,−0.01}]
N [Integrate[RserPV, {t, 0, Infinity}]]
N [Integrate[RcasDC, {t, 0, Infinity}]]
N [Integrate[RPVAB, {t, 0, Infinity}]]
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Listing D.1: Matlab code for Monte Carlo simulations comparing differential power
processing architectures.
1 % Analys i s o f d i f f e r e n t i a l power p r o c e s s i n g f o r s e r i e s connected vo l tage
domains
2 % Pradeep S . Shenoy , March 27 , 2012
3 % Updated Apr i l 5 , 2012 : added Monte Carlo s imu la t i on
4 % Updated Apr i l 9 , 2012 : l a r g e number o f s imu la t i on s f o r j u s t one std . dev .
5 % Updated Apr i l 26 , 2012 : cons ide r ed i n c l u d i n g e f f i c i e n c y but i t would make
6 % the a n a l y s i s o f the load - to - load much more d i f f i c u l t ( would need some
7 % i t e r a t i v e s o l u t i o n I th ink ) . going to inc lude i s o l a t e d d i f f e r e n t i a l
8 % conver t e r i n s t ead .
9 % Updated Apr i l 27 , 2012 : added i s o l a t e d bus - to - load conve r t e r s
10
11 % I n i t i a l i z a t i o n
12 c l e a r a l l ;
13 c l o s e a l l ;
14
15 i t e r = 1000 ; % number o f monte c a r l o s imu la t i on
i t e r a t i o n s
16 V = [ 1 ; 1 ; 1 ; 1 ; 1 ; 1 ; 1 ; 1 ] ; % s e t vo l t age and number o f domains
17 n = length (V) ; % number o f vo l t age domains
18 mean = 0 . 4 ; % mean value o f load r e s i s t a n c e
19 sigma = 0 . 0 4 ; % standard dev i a t i on o f load r e s i s t a n c e
20 alphaLLvec = ze ro s ( i t e r , 1 ) ; % f r a c t i o n o f power proce s sed in load - to -
load a r c h i t e c t u r e
21 alphaBLvec = ze ro s ( i t e r , 1 ) ; % f r a c t i o n o f load power proce s sed in bus -
to - load a r c h i t e c t u r e
22 alphaHYvec = ze ro s ( i t e r , 1 ) ; % f r a c t i o n o f load power proce s s ed in bus -
to - load a r c h i t e c t u r e
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23 alphaIBvec = ze ro s ( i t e r , 1 ) ; % f r a c t i o n o f load power proce s sed in
i s o l a t e d bus - to - load a r c h i t e c t u r e
24 %sigmavec = ze ro s ( i t e r , 1 ) ; % vecto r to save standard dev i a t i on
25 numLL = 0 ; % number o f t imes load - to - load a r c h i t e c t u r e
proce s s ed the most power
26 numBL = 0 ; % number o f t imes bus - to - load a r c h i t e c t u r e
proce s s ed the most power
27 numHY = 0 ; % number o f t imes hybrid a r c h i t e c t u r e
proce s s ed the most power
28 numIB = 0 ; % number o f t imes i s o l a t e d bus - to - load
a r c h i t e c t u r e proce s s ed the most power
29 numGT1LL = 0 ; % number o f t imes f r a c t i o n o f power
proce s s ed in load - to - load i s g r e a t e r than one
30 numGT1BL = 0 ; % number o f t imes f r a c t i o n o f power
proce s s ed in bus - to - load i s g r e a t e r than one
31 numGT1HY = 0 ; % number o f t imes f r a c t i o n o f power
proce s s ed in hybrid i s g r e a t e r than one
32 numGT1IB = 0 ; % number o f t imes f r a c t i o n o f power
proce s s ed in i s o l a t e d bus - to - load i s g r e a t e r than one
33 numleastLL = 0 ; % number o f t imes f r a c t i o n o f power
proce s s ed in load - to - load i s l e a s t
34 numleastBL = 0 ; % number o f t imes f r a c t i o n o f power
proce s s ed in bus - to - load i s l e a s t
35 numleastHY = 0 ; % number o f t imes f r a c t i o n o f power
proce s s ed in hybrid i s l e a s t
36 numleastIB = 0 ; % number o f t imes f r a c t i o n o f power
proce s s ed in i s o l a t e d bus - to - load i s l e a s t
37 numhyb = f l o o r ( ( n - 3) /4) ; % number o f bus - to - load conve r t e r s in
hybrid arch . with one B- t -L per four domains
38
39 I s t r i n g = 2 : 0 . 0 0 1 : 3 ; % vecto r o f s t r i n g cu r r en t s
40 s = length ( I s t r i n g ) ;
41 de l I l oad IB = ze ro s (n , 1 ) ; % i n i t i a l i z e load cur rent d i f f e r e n c e s v a r i a b l e
42 PprocIB = ze ro s (1 , s ) ; % t o t a l power proce s s ed by i s o l a t e d bus - to - load
conve r t e r s
43 Pnet = ze ro s (1 , s ) ; % sum of power proce s sed by d i f f e r e n t i a l c onve r t e r s
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44 Idc = ze ro s (n , s ) ; % i s o l a t e d bus - to - load conver t e r cu r r en t s
45
46 % Run Monte Carlo s imu la t i on
47 %f o r j =1:10 % Outer loop increments the standard dev i a t i on
48 f o r k=1: i t e r % Inner loop runs the s imu la t i on
49
50 Rload = mean + sigma .* randn (n , 1 ) ; % e f f e c t i v e r e s i s t a n c e o f each
load domain
51 I l oad = V. / Rload ; % current o f each load domain
52 d e l I l o a d = ze ro s (n - 1 ,1) ; % i n i t i a l i z e load cur rent
d i f f e r e n c e s v a r i a b l e
53 f o r i =1:n - 1
54 d e l I l o a d ( i ) = I l oad ( i ) - I l oad ( i +1) ; % c a l c u l a t e d i f f e r e n c e
in load cu r r en t s
55 end
56
57 % - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
58 % Load - to - load a r c h i t e c t u r e
59 % - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
60 duty = ze ro s (n - 1 ,1) ; % i n i t i a l i z e duty r a t i o
v a r i a b l e
61 f o r i =1:n - 1
62 duty ( i ) = V( i ) /(V( i )+V( i +1) ) ; % c a l c u l a t e duty r a t i o f o r load
- to - load d i f f e r e n t i a l VRs
63 end
64
65 % cons t ruc t A matrix f o r load - to - load a r c h i t e c t u r e
66 AL = eye (n - 1) ; % s t a r t with i d e n t i t y matrix f o r n - 1
d i f f e r e n t i a l VRs
67 % manually add the terms in the f i r s t and l a s t row
68 AL(1 , 2 ) = - (1 - duty (2 ) ) ;
69 AL(n - 1 ,n - 2) = - duty (n - 2) ;
70 % generate remaining terms in the r e s t o f the rows
71 f o r i =2:n - 2
72 AL( i , i - 1) = - duty ( i - 1) ;
73 AL( i , i +1) = - (1 - duty ( i +1) ) ;
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74 end
75
76 % compute d i f f e r e n t i a l conve r t e r inductor cu r r en t s
77 IL = AL\ d e l I l o a d
78
79
80 % - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
81 % Bus - to - load a r c h i t e c t u r e with buck - boost conve r t e r s
82 % - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
83 dutyB = ze ro s (n - 1 ,1) ; % i n i t i a l i z e duty r a t i o v a r i a b l e
84 f o r i =1:n - 1
85 dutyB ( i ) = sum(V( 1 : i ) ) /sum(V) ; % c a l c u l a t e duty r a t i o f o r
bus - to - load d i f f e r e n t i a l VRs
86 % t h i s s tep i s not r e a l l y needed s i n c e the duty r a t i o does not
87 % f a c t o r in to the A matrix f o r the bus - to - load a r c h i t e c t u r e
88 end
89
90 % s e t up A matrix
91 AB = eye (n - 1) ; % The A matrix i s the i d e n t i t y
matrix in bus - to - load a r c h i t e c t u r e
92
93 % compute d i f f e r e n t i a l conve r t e r inductor cu r r en t s
94 ILB = AB\ d e l I l o a d % d i f f e r e n t i a l VR inductor cur rent
95 Vb = ze ro s (n - 1 ,1) ; % i n i t i a l i z e output vo l tage o f each
d i f f e r e n t i a l VR
96 f o r i =1:n - 1
97 Vb( i ) = sum(V( 1 : i ) ) ; % f i n d output vo l tage o f each
d i f f e r e n t i a l VR
98 end
99
100
101
102 % - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
103 % Bus - to - load a r c h i t e c t u r e with i s o l a t e d conve r t e r s
104 % - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
105
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106 % cons t ruc t A matrix f o r i s o l a t e d bus - to - load a r c h i t e c t u r e
107 AI = eye (n) ; % s t a r t with i d e n t i t y matrix (n by n)
108 % add - 1 terms
109 f o r i =1:n - 1
110 AI( i , i +1) = - 1 ;
111 end
112
113 de l I l oad IB = d e l I l o a d ; % ∆ I l oad vec to r with n elements
114
115 % Compute power proce s s ed f o r each s t r i n g cur rent
116 f o r j =1: s % Run f o r each s t r i n g cur rent
117 % c a l c u l a t e d i f f e r e n c e in cur rent between the nth load and the
s t r i n g
118 de l I l oad IB (n) = I l oad (n) - I s t r i n g ( j ) ;
119
120 % compute d i f f e r e n t i a l conve r t e r inductor cu r r en t s
121 Idc ( : , j ) = AI\ de l I l oad IB ;
122
123 % Determine power proce s sed
124 Pproc ( j ) = dot (V, abs ( Idc ( : , j ) ) ) ;
125 Pnet ( j ) = dot (V, Idc ( : , j ) ) ;
126 end
127
128 [ Pmin , cord ] = min ( Pproc ) ; % f i n d minimum power proces sed
129 Imin = I s t r i n g ( cord ) ; % f i n d correspond ing s t r i n g cur rent f o r min
power proce s s ed
130 Idcmin = Idc ( : , cord )
131 Pnetmin = dot (V, Idc ( : , cord ) ) ;
132
133 % - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
134 % Hybrid a r c h i t e c t u r e
135 % - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
136 dutyH = ze ro s (n - 1 ,1) ; % i n i t i a l i z e duty r a t i o
v a r i a b l e
137 VhyVR = V( 1 : n - 1) ; % i n i t i a l i z e VR output vo l tage
138 f o r i =1:n - 1
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139 dutyH ( i ) = V( i ) /(V( i )+V( i +1) ) ; % c a l c u l a t e duty r a t i o f o r
load - to - load d i f f e r e n t i a l VRs
140 end
141 f o r i =1:numhyb
142 dutyH ( i *4) = sum(V( 1 : 4* i ) ) /sum(V) ; % c a l c u l a t e duty r a t i o
f o r bus - to - load d i f f e r e n t i a l VRs
143 VhyVR( i *4) = sum(V( 1 : 4* i ) ) ;
144 end
145
146 % cons t ruc t A matrix f o r hybrid a r c h i t e c t u r e
147 AH = eye (n - 1) ; % s t a r t with i d e n t i t y matrix f o r n - 1
d i f f e r e n t i a l VRs
148 % manually add the terms in the f i r s t and l a s t row
149 AH(1 ,2 ) = - (1 - duty (2 ) ) ;
150 AH(n - 1 ,n - 2) = - duty (n - 2) ;
151 % generate remaining terms in the r e s t o f the rows
152 f o r i =2:n - 2
153 AH( i , i - 1) = - duty ( i - 1) ;
154 AH( i , i +1) = - (1 - duty ( i +1) ) ;
155 end
156 % e d i t A matrix f o r bus - to - load conve r t e r s
157 f o r i =1:numhyb
158 % one be f o r e
159 AH(4* i - 1 ,4* i ) = 0 ;
160 % i t s e l f
161 AH(4* i , 4* i - 1) = 0 ;
162 AH(4* i , 4* i +1) = 0 ;
163 % one a f t e r
164 AH(4* i +1 ,4* i ) = 0 ;
165 end
166
167 % compute d i f f e r e n t i a l conve r t e r inductor cu r r en t s
168 ILH = AH\ d e l I l o a d
169
170
171 % - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
184
172 % Power p r o c e s s i n g comparison
173 % - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
174
175 % Determine power proce s sed
176 Pload = dot (V, I l oad ) ; % t o t a l load power
177 Pproc l l = dot (V( 1 : n - 1) , abs ( IL ) ) ; % t o t a l power proce s s ed by
load - to - load VRs
178 Pprocbl = dot (Vb( 1 : n - 1) , abs ( ILB) ) ; % t o t a l power proce s s ed by bus
- to - load VRs
179 Pprochy = dot (VhyVR, abs ( ILH) ) ; % t o t a l power proce s s ed by
hybrid VRs
180 a l p h a l l = Pproc l l /Pload ; % percentage o f t o t a l power
proce s s ed by load - to - load VRs
181 a lphab l = Pprocbl /Pload ; % percentage o f t o t a l power
proce s s ed by bus - to - load VRs
182 a lpha ib = Pmin/Pload ; % percentage o f t o t a l power
proce s s ed by i s o l a t e d bus - to - load VRs
183 alphahy = Pprochy/Pload ; % percentage o f t o t a l power
proce s s ed by hybrid VRs
184
185 % Display power proce s sed
186 di sp ( 'Power Consumption Ana lys i s ' )
187 f p r i n t f ( ' Total Load Power (W) : %4.2 f \n ' , Pload ) ;
188 f p r i n t f ( ' Total Power Processed by Load - to - load Converters (W) : %3.2
f \n ' , Pproc l l ) ;
189 f p r i n t f ( ' Total Power Processed by Bus - to - load Converters (W) : %3.2 f
\n ' , Pprocbl ) ;
190 f p r i n t f ( ' Total Power Processed by I s o l a t e d Bus - to - load Converters (
W) : %3.2 f \n ' , Pmin) ;
191 f p r i n t f ( ' Total Power Processed by Hybrid Converters (W) : %3.2 f \n ' ,
Pprochy ) ;
192 f p r i n t f ( ' Fract ion o f Power Processed by Load - to - load Converters :
%1.3 f \n ' , a l p h a l l ) ;
193 f p r i n t f ( ' Fract ion o f Power Processed by Bus - to - load Converters :
%1.3 f \n ' , a lphab l ) ;
194 f p r i n t f ( ' Fract ion o f Power Processed by I s o l a t e d Bus - to - load
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Converters : %1.3 f \n ' , a lpha ib ) ;
195 f p r i n t f ( ' Fract ion o f Power Processed by Hybrid Converters : %1.3 f \n
' , alphahy ) ;
196 di sp ( ' ' )
197 di sp ( ' ' )
198
199 % Save in fo rmat ion from t h i s i t e r a t i o n
200 alphaLLvec ( k ) = a l p h a l l ;
201 alphaBLvec ( k ) = alphab l ;
202 alphaIBvec ( k ) = alpha ib ;
203 alphaHYvec ( k ) = alphahy ;
204 % sigmavec ( k+j - 1) *10) = sigma* j ;
205
206 % Find which a r c h i t e c t u r e proce s s ed the most power
207 i f ( a l p h a l l > a lphab l && a l p h a l l > alphahy && a l p h a l l > a lpha ib ) %
i f the load - to - load a r c h i t e c t u r e proce s sed most power
208 numLL = numLL + 1 ; % add one to i t s counter
209 e l s e i f ( a lphab l > a l p h a l l && alphab l > alphahy && alphab l > a lpha ib
) % i f the bus - to - load a r c h i t e c t u r e proce s sed most power
210 numBL = numBL + 1 ; % add one to the bus - to - load counter
211 e l s e i f ( alphahy > a l p h a l l && alphahy > a lphab l && alphahy > a lpha ib
)
212 numHY = numHY + 1 ;
213 e l s e
214 numIB = numIB + 1 ;
215 end
216
217
218 % Find which a r c h i t e c t u r e proce s s ed the l e a s t power
219 i f ( a l p h a l l < a lphab l && a l p h a l l < alphahy && a l p h a l l < a lpha ib ) %
i f the load - to - load a r c h i t e c t u r e proce s sed l e a s t power
220 numleastLL = numleastLL + 1 ; % add one to i t s counter
221 e l s e i f ( a lphab l < a l p h a l l && alphab l < alphahy && alphab l < a lpha ib
) % i f the bus - to - load a r c h i t e c t u r e proce s sed the l e a s t power
222 numleastBL = numleastBL + 1 ; % add one to the bus - to - load
counter
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223 e l s e i f ( alphahy < a l p h a l l && alphahy < a lphab l && alphahy < a lpha ib
)
224 numleastHY = numleastHY + 1 ;
225 e l s e
226 numleastIB = numleastIB +1;
227 end
228
229 % Find number o f t imes power proce s sed exceeded load power
230 i f ( a l p h a l l > 1) % see i f power proce s s ed i s g r e a t e r than
load power
231 numGT1LL = numGT1LL +1;
232 end
233 i f ( a lphab l > 1) % see i f power proce s s ed i s g r e a t e r than
load power
234 numGT1BL = numGT1BL +1;
235 end
236 i f ( a lpha ib > 1) % see i f power proce s s ed i s g r e a t e r than
load power
237 numGT1IB = numGT1IB +1;
238 end
239 i f ( alphahy > 1) % see i f power proce s s ed i s g r e a t e r than
load power
240 numGT1HY = numGT1HY +1;
241 end
242
243 end
244
245
246 %end
247
248 % output s imu la t i on r e s u l t s
249 f p r i n t f ( 'Number o f t imes Load - to - Load proce s sed most power : %3.0 f \n ' ,
numLL) ;
250 f p r i n t f ( 'Number o f t imes Bus - to - Load proce s sed most power : %3.0 f \n ' , numBL
) ;
251 f p r i n t f ( 'Number o f t imes I s o l a t e d Bus - to - Load proce s sed most power : %3.0 f \
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n ' , numIB) ;
252 f p r i n t f ( 'Number o f t imes Hybrid proce s s ed most power : %3.0 f \n ' , numHY) ;
253
254 f p r i n t f ( 'Number o f t imes Load - to - Load proce s sed l e a s t power : %3.0 f \n ' ,
numleastLL ) ;
255 f p r i n t f ( 'Number o f t imes Bus - to - Load proce s sed l e a s t power : %3.0 f \n ' ,
numleastBL ) ;
256 f p r i n t f ( 'Number o f t imes I s o l a t e d Bus - to - Load proce s sed l e a s t power : %3.0 f
\n ' , numleastIB ) ;
257 f p r i n t f ( 'Number o f t imes Hybrid proce s s ed l e a s t power : %3.0 f \n ' ,
numleastHY ) ;
258
259 f p r i n t f ( 'Number o f t imes f r a c t i o n o f power proce s s ed in load - to - load i s
g r e a t e r than 1 : %3.0 f \n ' , numGT1LL) ;
260 f p r i n t f ( 'Number o f t imes f r a c t i o n o f power proce s s ed in bus - to - load i s
g r e a t e r than 1 : %3.0 f \n ' , numGT1BL) ;
261 f p r i n t f ( 'Number o f t imes f r a c t i o n o f power proce s s ed in i s o l a t e d bus - to -
load i s g r e a t e r than 1 : %3.0 f \n ' , numGT1IB) ;
262 f p r i n t f ( 'Number o f t imes f r a c t i o n o f power proce s s ed in hybrid i s g r e a t e r
than 1 : %3.0 f \n ' , numGT1HY) ;
263
264 % - - - - - - - - - - - - - - - - - - - - - - - -
265 % % plo t s imu la t i on r e s u l t s
266 % - - - - - - - - - - - - - - - - - - - - - - - - -
267
268 % normsigmavec = sigmavec /mean ; % normal ize standard dev i a t i on based on
mean ; ” c o e f f i c i e n t o f v a r i a t i o n ”
269 % f i g u r e (2 )
270 % semi logy ( normsigmavec , alphaLLvec , ' s ' , normsigmavec , alphaBLvec , ' o ' ,
normsigmavec , alphaHYvec , ' x ' , ' LineWidth ' , 2 , ' MarkerSize ' , 12)
271 % x l a b e l ( ' C o e f f i c i e n t o f va r i a t i on , \ sigma /\mu ' , ' FontWeight ' , ' bold ' , '
FontSize ' , 2 4 , 'FontName ' , ' Times New Roman ' ) ;
272 % y l a b e l ( ' Fract ion o f power processed ' , ' FontWeight ' , ' bold ' , ' FontSize ' , 2 4 , '
FontName ' , ' Times New Roman ' ) ;
273 % ylim ( [ . 0 1 , 4 ] )
274 % legend ( ' Load - to - Load ' , ' Bus - to - Load ' , ' Hybrid ' , ' Location ' , ' SouthEast ' ) ;
188
275 % gr id on ;
276 % s e t ( gca , ' FontWeight ' , ' bold ' , ' FontSize ' , 1 8 , 'FontName ' , ' Times New Roman ' , '
YTickLabel ' ,{ '1% ' ; '10% ' ; '100% ' ; '1000% '} ) ;
277
278
279 % % try to p l o t some histograms . . . kinda works
280 i f (max( alphaBLvec ) > max( alphaLLvec ) )
281 maxpow = max( alphaBLvec ) ;
282 e l s e
283 maxpow = max( alphaLLvec ) ;
284 end
285 h i s t ox = maxpow/200 :maxpow/100 :maxpow+maxpow/200 ; %0 : 0 . 3 / 1 0 0 : 0 . 3 ;
286
287
288 h i s t v e c = ze ro s ( i t e r , 3 ) ;
289 h i s t v e c ( 1 : i t e r , 1 ) = alphaLLvec ;
290 h i s t v e c ( 1 : i t e r , 2 ) = alphaHYvec ;
291 h i s t v e c ( 1 : i t e r , 3 ) = alphaBLvec ;
292 h i s t v e c ( 1 : i t e r , 4 ) = alphaIBvec ;
293
294 % plo t histogram v1
295 f i g u r e (7 )
296 h i s t ( h i s tvec , 2 0 )
297 g r id on ;
298 h = f i n d o b j ( gca , 'Type ' , ' patch ' ) ;
299 %s e t (h (1 ) , ' BarWidth ' , 1 )
300 s e t (h (1 ) , ' FaceColor ' , 'b ' ) ;
301 s e t (h (2 ) , ' FaceColor ' , [ 0 . 5 0 ] ) ;
302 s e t (h (3 ) , ' FaceColor ' , 'y ' ) ;
303 s e t (h (4 ) , ' FaceColor ' , ' r ' ) ;
304 s e t ( gca , ' FontWeight ' , ' bold ' , ' FontSize ' , 18 , 'FontName ' , 'Times New Roman ' ) ;
305 x l a b e l ( ' Fract ion o f load power processed , \beta ' , ' FontWeight ' , ' bold ' , '
FontSize ' , 24 , 'FontName ' , 'Times New Roman ' ) ;
306 y l a b e l ( ' Occurences ' , ' FontWeight ' , ' bold ' , ' FontSize ' , 24 , 'FontName ' , 'Times New
Roman ' ) ;
307 l egend ( 'Load - to - Load ' , ' Hybrid ' , 'Bus - to - Load (\ i t {n - 1} \rm\bf buck - boost ) ' , '
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Bus - to - Load (\ i t {n} \rm\bf i s o l a t e d ) ' , ' Locat ion ' , ' NorthEast ' ) ;
308 xlim ( [ 0 , 0 . 6 ] )
309
310
311 % plo t histogram v2
312 f i g u r e (6 )
313 h i s t ( alphaBLvec , h i s t ox )
314 % h = f i n d o b j ( gca , ' Type ' , ' patch ' ) ;
315 % s e t (h , ' FaceColor ' , ' none ' )
316 % gr id on ;
317 % s e t ( gca , ' FontWeight ' , ' bold ' , ' FontSize ' , 1 8 ) ;
318
319 hold on ;
320 h i s t ( alphaHYvec , h i s t ox )
321 % h1 = f i n d o b j ( gca , ' Type ' , ' patch ' ) ;
322 % s e t ( h1 , ' FaceColor ' , ' g ' ) ;
323 hold on ;
324 h i s t ( alphaIBvec , h i s t ox )
325
326 hold on ;
327 h i s t ( alphaLLvec , h i s t ox )
328 h2 = f i n d o b j ( gca , 'Type ' , ' patch ' ) ;
329 s e t ( h2 (1 ) , ' FaceColor ' , ' none ' , ' EdgeColor ' , ' r ' , ' LineWidth ' , 2 , ' LineSty l e ' , ' - .
' ) ;
330 s e t ( h2 (2 ) , ' FaceColor ' , ' none ' , ' EdgeColor ' , 'b ' , ' LineWidth ' , 2 ) ;
331 s e t ( h2 (3 ) , ' FaceColor ' , ' none ' , ' EdgeColor ' , 'y ' , ' LineWidth ' , 2 ) ;
332 s e t ( h2 (4 ) , ' FaceColor ' , ' none ' , ' EdgeColor ' , [ 0 . 5 0 ] , ' LineWidth ' , 2 ) ;
333 x l a b e l ( ' Fract ion o f load power processed , \beta ' , ' FontWeight ' , ' bold ' , '
FontSize ' , 24 , 'FontName ' , 'Times New Roman ' ) ;
334 y l a b e l ( ' Occurences ' , ' FontWeight ' , ' bold ' , ' FontSize ' , 24 , 'FontName ' , 'Times New
Roman ' ) ;
335 l egend ( 'Bus - to - Load (\ i t {n - 1} \rm\bf buck - boost ) ' , ' Hybrid ' , 'Bus - to - Load (\
i t {n} \rm\bf i s o l a t e d ) ' , 'Load - to - Load ' , ' Locat ion ' , ' NorthEast ' ) ;
336 g r id on ;
337 s e t ( gca , ' FontWeight ' , ' bold ' , ' FontSize ' , 18 , 'FontName ' , 'Times New Roman ' ) ;
338 xlim ( [ 0 , 0 . 6 ] )
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339
340 % plo t i s o l a t e d conver t e r s t r i n g cur rent sweep f o r l a s t i t e r a t i o n
341 f i g u r e (1 )
342 p lo t ( I s t r i n g , Pproc/Pload , I s t r i n g , Pnet/Pload , ' : ' , ' LineWidth ' , 3)
343 x l a b e l ( 'Main St r ing Current (A) ' , ' FontWeight ' , ' bold ' , ' FontSize ' , 24 , '
FontName ' , 'Times New Roman ' ) ;
344 y l a b e l ({ ' Fract ion o f load power ' ; ' processed , \beta ' } , ' FontWeight ' , ' bold ' , '
FontSize ' , 24 , 'FontName ' , 'Times New Roman ' ) ;
345 %ylim ( [ . 0 1 , 4 ] )
346 l egend ( ' Total Power Processed ' , 'Net Power Processed ' , ' Locat ion ' , 'SouthWest '
) ;
347 g r id on ;
348 s e t ( gca , ' FontWeight ' , ' bold ' , ' FontSize ' , 18 , 'FontName ' , 'Times New Roman ' ) ;
349
350 % edges = [ 0 . 0 1 ; 0 . 0 2 ; 0 . 0 3 ; 0 . 0 4 ; 0 . 0 5 ; 0 . 0 6 ; 0 . 0 7 ; 0 . 0 8 ; 0 . 0 9 ; 0 . 1 ; 0 . 2 ; 0 . 3 ;
0 . 4 ; 0 . 5 ; 0 . 6 ; 0 . 7 ; 0 . 8 ; 0 . 9 ; 1 ] ;
351 % edges2 = [ 0 . 0 0 5 ; 0 . 0 1 5 ; 0 . 0 2 5 ; 0 . 0 3 5 ; 0 . 0 4 5 ; 0 . 0 5 5 ; 0 . 0 6 5 ; 0 . 0 7 5 ; 0 . 0 8 5 ;
0 . 0 9 5 ; 0 . 1 5 ; 0 . 2 5 ; 0 . 3 5 ; 0 . 4 5 ; 0 . 5 5 ; 0 . 6 5 ; 0 . 7 5 ; 0 . 8 5 ; 0 . 9 5 ] ;
352 % f i g u r e (3 )
353 % %ne l = h i s t c ( alphaLLvec , edges ) % , 'LineWidth ' , 2)
354 % %bar ( edges2 , ne l )
355 % h i s t ( alphaLLvec , 4 0 )
356 % x l a b e l ({ ' Fract ion o f power processed ' ; ' in load - to - load ' } , ' FontWeight ' , '
bold ' , ' FontSize ' , 2 4 , 'FontName ' , ' Times New Roman ' ) ;
357 % y l a b e l ( ' Occurences ' , ' FontWeight ' , ' bold ' , ' FontSize ' , 2 4 , 'FontName ' , ' Times
New Roman ' ) ;
358 % %ylim ( [ . 0 1 , 4 ] )
359 % %legend ( ' Load - to - Load ' , ' Bus - to - Load ' , ' Hybrid ' , ' Location ' , ' SouthEast ' ) ;
360 % gr id on ;
361 % s e t ( gca , ' FontWeight ' , ' bold ' , ' FontSize ' , 1 8 , 'FontName ' , ' Times New Roman ' ) ;
362 %
363 % f i g u r e (4 )
364 % h i s t ( alphaBLvec , 4 0 )
365 % x l a b e l ({ ' Fract ion o f power proce s s ed in ' ; ' bus - to - load a r c h i t e c t u r e ' } , '
FontWeight ' , ' bold ' , ' FontSize ' , 2 4 , 'FontName ' , ' Times New Roman ' ) ;
366 % y l a b e l ( ' Occurences ' , ' FontWeight ' , ' bold ' , ' FontSize ' , 2 4 , 'FontName ' , ' Times
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New Roman ' ) ;
367 % %ylim ( [ . 0 1 , 4 ] )
368 % gr id on ;
369 % s e t ( gca , ' FontWeight ' , ' bold ' , ' FontSize ' , 1 8 , 'FontName ' , ' Times New Roman ' ) ;
370 %
371 % f i g u r e (5 )
372 % h i s t ( alphaHYvec , 4 0 )
373 % x l a b e l ({ ' Fract ion o f power proce s s ed in ' ; ' hybrid a r c h i t e c t u r e ' } , '
FontWeight ' , ' bold ' , ' FontSize ' , 2 4 , 'FontName ' , ' Times New Roman ' ) ;
374 % y l a b e l ( ' Occurences ' , ' FontWeight ' , ' bold ' , ' FontSize ' , 2 4 , 'FontName ' , ' Times
New Roman ' ) ;
375 % %ylim ( [ . 0 1 , 4 ] )
376 % gr id on ;
377 % s e t ( gca , ' FontWeight ' , ' bold ' , ' FontSize ' , 1 8 , 'FontName ' , ' Times New Roman ' ) ;
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